GD25LQ128D

DATASHEET



Contents

1.	FE/	ATURES	4
2.		NERAL DESCRIPTION	
3.		MORY ORGANIZATION	
4.	DE	VICE OPERATION	8
5.	DA	TA PROTECTION	9
6.	STA	ATUS REGISTER	11
7.	СО	MMANDS DESCRIPTION	13
	7.1.	Write Enable (WREN) (06H)	
	7.1. 7.2.	WRITE DISABLE (WRDI) (00H)	
	7.2. 7.3.	WRITE DISABLE (WRDI) (04H) WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H)	
	7.4. 7.5.	READ STATUS REGISTER (RDSR) (05H OR 35H OR 15H) WRITE STATUS REGISTER (WRSR) (01H)	
	7.5. 7.6.	READ DATA BYTES (READ) (03H)	
	7.6. 7.7.	READ DATA BYTES (READ) (03H)	
	7.7. 7.8.	DUAL OUTPUT FAST READ (3BH)	
	7.8. 7.9.	QUAD OUTPUT FAST READ (6BH)	
	7.3. 7.10.	Dual I/O Fast Read (BBH)	
	7.10.	Quad I/O Fast Read (EBH)	
	7.12.	Quad I/O Word Fast Read (E7H)	
	7.13.	SET BURST WITH WRAP (77H)	
	7.14.	PAGE PROGRAM (PP) (02H)	
	7.15.	Quad Page Program (32H)	
	7.16.	SECTOR ERASE (SE) (20H)	
	7.17.	32KB BLOCK ERASE (BE) (52H)	
	7.18.	64KB BLOCK ERASE (BE) (D8H)	
	7.19.	CHIP ERASE (CE) (60/C7H)	
	7.20.	DEEP POWER-DOWN (DP) (B9H)	
	7.21.	RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	
	7.22.	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	
	7.23.	READ MANUFACTURE ID/ DEVICE ID DUAL I/O (92H)	
	7.24.	READ MANUFACTURE ID/ DEVICE ID QUAD I/O (94H)	
	7.25.	READ IDENTIFICATION (RDID) (9FH)	
	7.26.	PROGRAM/ERASE SUSPEND (PES) (75H)	
	7.27.	PROGRAM/ERASE RESUME (PER) (7AH)	
	7.28.	Erase Security Registers (44H)	
	7.29.	Program Security Registers (42H)	
	7.30.	READ SECURITY REGISTERS (48H)	
	7.31.	SET READ PARAMETERS (COH)	
	7.32.	BURST READ WITH WRAP (OCH)	52



GD25LQ128D

0.9.	20,100	
7.33.	ENABLE QPI (38H)	
7.34.	DISABLE QPI (FFH)	53
7.35.	Enable Reset (66H) and Reset (99H)	54
7.36.	READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	55
8. EL	ECTRICAL CHARACTERISTICS	60
8.1.	POWER-ON TIMING	60
8.2.	INITIAL DELIVERY STATE	60
8.3.	ABSOLUTE MAXIMUM RATINGS	
8.4.	CAPACITANCE MEASUREMENT CONDITIONS	61
8.5.	DC CHARACTERISTICS	
8.6.	AC CHARACTERISTICS	63
9. OF	RDERING INFORMATION	66
9.1.	VALID PART NUMBERS	67
10 .	PACKAGE INFORMATION	68
10.1.	PACKAGE SOP8 208MIL	68
10.2.	PACKAGE VSOP8 208MIL	69
10.3.	Раскаде WSON8 (6*5мм)	70
10.4.	PACKAGE WSON8 (8*6MM)	71
44	DEVISION LISTORY	72

1. FEATURES

- ◆ 128M-bit Serial Flash
 - -16384K-byte
 - -256 bytes per programmable page
- ◆ Standard, Dual, Quad SPI, QPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - -Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - -Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
 - -QPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ◆ High Speed Clock Frequency
 - -120MHz for fast read with 30PF load
 - -Dual I/O Data transfer up to 240Mbits/s
 - -Quad I/O Data transfer up to 480Mbits/s
 - -QPI Mode Data transfer up to 480Mbits/s
- ◆ Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top/Bottom Block protection
- ◆ Allows XIP (execute in place) Operation
 - -Continuous Read With 8/16/32/64-byte Wrap
- ◆ Minimum 100,000 Program/Erase Cycles


- ◆ Fast Program/Erase Speed
 - -Page Program time: 0.5ms typical
 - -Sector Erase time: 70ms typical
 - -Block Erase time: 0.16/0.3s typical
 - -Chip Erase time: 50s typical
- ◆ Flexible Architecture
 - -Uniform Sector of 4K-byte
 - -Uniform Block of 32/64K-byte
 - -Erase/Program Suspend/Resume
- ◆ Low Power Consumption
 - -20mA maximum active current
 - -8µA maximum power down current
- ◆ Advanced security Features⁽¹⁾
 - -128-bit Unique ID
 - -3*1024-Byte Security Registers With OTP Lock
- ◆ Single Power Supply Voltage
 - -Full voltage range: 1.65~2.0V
- ◆ Data Retention
 - -20-year data retention typical

Note: 1.Please contact GigaDevice for details.

2. GENERAL DESCRIPTION

The GD25LQ128D (128M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI and QPI mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

CONNECTION DIAGRAM




PIN DESCRIPTION

Pin Name I/O		Description			
CS#	1	Chip Select Input			
SO (IO1) I/O		Data Output (Data Input Output 1)			
WP# (IO2) I/O		Write Protect Input (Data Input Output 2)			
vss		Ground			
SI (IO0)	I/O	Data Input (Data Input Output 0)			
SCLK	1	Serial Clock Input			
HOLD# (IO3) I/O		Hold Input (Data Input Output 3)			
vcc		Power Supply			

Note:

- 1. CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.
- 2. The NC pin/ball is not connected to any internal signal. It is OK to connect it to the system ground (GND) or leave it floating.

BLOCK DIAGRAM





3. MEMORY ORGANIZATION

GD25LQ128D

Each device has	Each block has	Each sector has	Each page has	
16M	64/32K	4K	256	bytes
64K	256/128	16	-	pages
4096	16/8	-	-	sectors
256/512	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE GD25LQ128D 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	4095	FFF000H	FFFFFH
255			
	4080	FF0000H	FF0FFFH
	4079	FEF000H	FEFFFFH
254			
	4064	FE0000H	FE0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25LQ128D features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LQ128D supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25LQ128D supports Quad SPI operation when using the "Quad Output Fast Read", "Quad I/O Fast Read", "Quad I/O Fast Read", "Quad Page Program" (6BH, EBH, E7H, 32H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

QPI

The GD25LQ128D supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using "Reset (99H)" command, the default state of the device is Standard/Dual/Quad SPI mode. The QPI mode requires the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure 1. Hold Condition

5. DATA PROTECTION

The GD25LQ128D provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - -Erase Security Registers / Program Security Registers
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ♦ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0~1 bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

Table1. GD25LQ128D Protected area size (CMP=0)

;	Status F	Register	Conten	t		Memory Content						
BP4	BP4 BP3 BP2 BP1 BP0		Blocks	Addresses	Density	Portion						
Х	Х	0	0	0	NONE	NONE	NONE	NONE				
0	0	0	0	1	252 to 255	FC0000H-FFFFFFH	256KB	Upper 1/64				
0	0	0	1	0	248 to 255	F80000H-FFFFFFH	512KB	Upper 1/32				
0	0	0	1	1	240 to 255	F00000H-FFFFFFH	1MB	Upper 1/16				
0	0	1	0	0	224 to 255	E00000H-FFFFFFH	2MB	Upper 1/8				
0	0	1	0	1	192 to 255	C00000H-FFFFFFH	4MB	Upper 1/4				
0	0	1	1	0	128 to 255	800000H-FFFFFFH	8MB	Upper 1/2				
0	1	0	0	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/64				
0	1	0	1	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/32				
0	1	0	1	1	0 to 15	15 000000H-0FFFFH		Lower 1/16				
0	1	1	0	0	0 to 31	000000H-1FFFFFH	2MB	Lower 1/8				
0	1	1	0	1	0 to 63	000000H-3FFFFFH	4MB	Lower 1/4				
0	1	1	1	0	0 to 127	000000H-7FFFFH	8MB	Lower 1/2				
Х	Х	1	1	1	0 to 255	000000H-FFFFFFH	16MB	ALL				
1	0	0	0	1	255	FFF000H-FFFFFFH	4KB	Top Block				
1	0	0	1	0	255	FFE000H-FFFFFFH	8KB	Top Block				
1	0	0	1	1	255	FFC000H-FFFFFFH	16KB	Top Block				
1	0	1	0	Х	255	FF8000H-FFFFFFH	32KB	Top Block				
1	0	1	1	0	255	FF8000H-FFFFFFH	32KB	Top Block				
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block				
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block				
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block				
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block				



1.8V Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LQ128D

32KB 000000H-007FFFH Bottom Block

Table1a. GD25LQ128D Protected area size (CMP=1)

;	Status R	egister	Conten	t	Memory Content						
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
Х	Χ	0	0	0	0 to 255	000000H-FFFFFFH	ALL	ALL			
0	0	0	0	1	0 to 251	000000H-FBFFFFH	16128KB	Lower 63/64			
0	0	0	1	0	0 to 247	000000H-F7FFFFH	15872KB	Lower 31/32			
0	0	0	1	1	0 to 239	000000H-EFFFFFH	15MB	Lower 15/16			
0	0	1	0	0	0 to 223	000000H-DFFFFFH	14MB	Lower 7/8			
0	0	1	0	1	0 to 191	000000H-BFFFFFH	12MB	Lower 3/4			
0	0	1	1	0	0 to 127	000000H-7FFFFFH	8MB	Lower 1/2			
0	1	0	0	1	4 to 255	040000H-FFFFFFH	16128KB	Upper 63/64			
0	1	0	1	0	8 to 255	080000H-FFFFFH	15872KB	Upper 31/32			
0	1	0	1	1	16 to 255	100000H-FFFFFFH	15MB	Upper 15/16			
0	1	1	0	0	32 to 255	200000H-FFFFFFH	14MB	Upper 7/8			
0	1	1	0	1	64 to 255	400000H-FFFFFFH	12MB	Upper 3/4			
0	1	1	1	0	128 to 255	800000H-FFFFFFH	8MB	Upper 1/2			
Х	Х	1	1	1	NONE	NONE	NONE	NONE			
1	0	0	0	1	0 to 255	000000H-FFEFFFH	16380KB	L-4095/4096			
1	0	0	1	0	0 to 255	000000H-FFDFFFH	16376KB	L-2047/2048			
1	0	0	1	1	0 to 255	000000H-FFBFFFH	16368KB	L-1023/1024			
1	0	1	0	Х	0 to 255	000000H-FF7FFFH	16352KB	L-511/512			
1	0	1	1	0	0 to 255	000000H-FF7FFFH	16352KB	L-511/512			
1	1	0	0	1	0 to 255	001000H-FFFFFFH	16380KB	U-4095/4096			
1	1	0	1	0	0 to 255	0 to 255 002000H-FFFFFH		U-2047/2048			
1	1	0	1	1	0 to 255	004000H-FFFFFFH	16368KB	U-1023/1024			
1	1	1	0	Х	0 to 255	008000H-FFFFFFH	16352KB	U-511/512			
1	1	1	1	0	0 to 255	008000H-FFFFFH	16352KB	U-511/512			



6. STATUS REGISTER

S15	S14	S13	S12	S11	S10	S9	S8
SUS1	СМР	LB3	LB2	LB1	SUS2	QE	SRP1
S 7	S6	S 5	S4	S3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	Х	Software Protected	The Status Register can be written to after a Write Enable
U	U	^	Software Protected	command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written
0	l	U	Hardware Protected	to.
0	1	1	Hardwara Unprotected	WP#=1, the Status Register is unlocked and can be written
U	I	1	Hardware Unprotected	to after a Write Enable command, WEL=1.
1	0	Х	Dower Supply Look Down(1)(2)	Status Register is protected and cannot be written to again
'	U	^	Power Supply Lock-Down ⁽¹⁾⁽²⁾	until the next Power-Down, Power-Up cycle.
1	1	Х	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be
'	I	^	One fille Plogram	written to.

NOTE:

- 1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available on special order. Please contact GigaDevice for details.



QE bit

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issue if the WP# or HOLD# pin is tied directly to the power supply or ground.)

LB3, LB2, LB1 bits

The LB3, LB2, LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bit

The SUS1 and SUS2 bit are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bit are cleared to 0 by Program/Erase Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table2. Commands (Standard/Dual/Quad SPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Fast Read							
Dual I/O	BBH	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾			(continuous)
Fast Read			M7-M0 ⁽²⁾				
Quad Output	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)
Fast Read							
Quad I/O	EBH	A23-A0	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read		M7-M0 ⁽⁴⁾					
Quad I/O Word	E7H	A23-A0	dummy ⁽⁶⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read ⁽⁷⁾		M7-M0 ⁽⁴⁾					
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable QPI	38H						
Enable Reset	66H						
Reset	99H						
Set Burst with Wrap	77H	W6-W4					
Program/Erase	75H						
Suspend							
Program/Erase	7AH						



1.8V Uniform Sector Gigaberice Dual and Quad Serial Flash

GD25LQ128D

Resume							
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(ID7-ID0)		(continuous)
Release From Deep Power-Down	ABH						
Deep Power-Down	В9Н						
Manufacturer/ Device ID	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(continuous)
Manufacturer/ Device ID by Dual I/O	92H	A23-A8	A7-A0, M[7:0]	(M7-M0) (ID7-ID0)			(continuous)
Manufacturer/ Device ID by Quad I/O	94H	A23-A0, M[7:0]	dummy	(M7-M0) (ID7-ID0)			(continuous)
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)			(continuous)
Read Serial Flash Discoverable Parameter ⁽¹⁰⁾	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Erase Security Registers ⁽⁸⁾	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers ⁽⁸⁾	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Read Security Registers ⁽⁸⁾	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

Table2a. Commands (QPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)
Write Enable	06H					
Volatile SR Write Enable	50H					
Write Disable	04H					
Read Status Register	05H	(S7-S0)				
Read Status Register-1	35H	(S15-S8)				
Read Status Register-2	15H	(S1-S0)				
Write Status Register	01H	S7-S0	S15-S8			
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte
Sector Erase	20H	A23-A16	A15-A8	A7-A0		
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0		
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0		
Chip Erase	C7/60H					
Program/Erase Suspend	75H					
Program/Erase Resume	7AH					
Deep Power-Down	В9Н					
Set Read Parameters	C0H	P7-P0				
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Burst Read with Wrap	0CH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Quad I/O Fast Read	EBH	A23-A16	A15-A8	A7-A0	M7-M0	(D7-D0)
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(ID7-ID0)	
Manufacturer/ Device ID	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)		
Read Serial Flash Discoverable Parameter ⁽¹⁰⁾	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)
Disable QPI	FFH					

1.8V Uniform Sector Gigg Device Dual and Quad Serial Flash

GD25LQ128D

Enable Reset	66H			
Reset	99H			

NOTE:

- 1. Dual Output data
 - IO0 = (D6, D4, D2, D0)
 - IO1 = (D7, D5, D3, D1)
- 2. Dual Input Address
 - IO0 = A22, A20, A18, A16, A14, A12, A10, A8
- A6, A4, A2, A0, M6, M4, M2, M0
 - IO1 = A23, A21, A19, A17, A15, A13, A11, A9
- A7, A5, A3, A1, M7, M5, M3, M1

- 3. Quad Output Data
 - IO0 = (D4, D0,)
 - IO1 = (D5, D1,)
 - IO2 = (D6, D2,)
 - IO3 = (D7, D3,....)
- 4. Quad Input Address
 - IO0 = A20, A16, A12, A8, A4, A0, M4, M0
 - IO1 = A21, A17, A13, A9, A5, A1, M5, M1
 - IO2 = A22, A18, A14, A10, A6, A2, M6, M2
 - IO3 = A23, A19, A15, A11, A7, A3, M7, M3
- 5. Fast Read Quad I/O Data
 - IO0 = (x, x, x, x, D4, D0,...)
 - IO1 = (x, x, x, x, D5, D1,...)
 - IO2 = (x, x, x, x, D6, D2,...)
 - IO3 = (x, x, x, x, D7, D3,...)
- 6. Fast Word Read Quad I/O Data
 - IO0 = (x, x, D4, D0,...)
 - IO1 = (x, x, D5, D1,...)
 - IO2 = (x, x, D6, D2,...)
 - IO3 = (x, x, D7, D3,...)
- 7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.
- 8. Security Registers Address:
 - Security Register1: A23-A16=00H, A15-A10=000100b, A9-A0=Byte Address;
 - Security Register2: A23-A16=00H, A15-A10=001000b, A9-A0=Byte Address;
 - Security Register3: A23-A16=00H, A15-A10=001100b, A9-A0=Byte Address.
- 9. QPI Command, Address, Data input/output format:
 - 2 CLK #0 1 3 4 5 6 7 8 9 10 11
 - IO0= C4, C0, A20, A16, A12, A8, A4, A0, D4, D0, D4, D0,
 - IO1= C5, C1, A21, A17, A13, A9, A5, A1, D5, D1, D5, D1
 - IO2= C6, C2, A22, A18, A14, A10, A6, A2, D6, D2, D6, D2
 - IO3= C7, C3, A23, A19, A15, A11, A7, A3, D7, D3, D7, D3

GD25LQ128D

Table of ID Definitions:

GD25LQ128D

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	18
90H	C8		17
ABH			17

7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.

Figure 2. Write Enable Sequence Diagram





Figure2a. Write Enable Sequence Diagram (QPI)



7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 3. Write Disable Sequence Diagram





Figure3a. Write Disable Sequence Diagram (QPI)



7.3. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

Figure 4. Write Enable for Volatile Status Register Sequence Diagram





Figure 4a. Write Enable for Volatile Status Register Sequence Diagram (QPI)



7.4. Read Status Register (RDSR) (05H or 35H or 15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H" / "35H", the SO will output Status Register bits S7~S0 / S15-S8. The command code "15H" only supports the QPI mode, the I/O0 will output Status Register S1-S0. (For 120MHz Frequency, the 15H will better than 05H to check the WIP bit)

10 11 12 13 14 15 3 5 6

Figure 5. Read Status Register Sequence Diagram





Figure5a. Read Status Register Sequence Diagram (QPI)






Figure5b. Read Status Register Sequence Diagram (QPI) (15H)

7.5. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE bits will be cleared to 0 in SPI mode, while only CMP will be cleared to 0 in QPI mode. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.




Figure 6. Write Status Register Sequence Diagram




Figure6a. Write Status Register Sequence Diagram (QPI)

7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content at that address is shifted out on SO, each bit being shifted out, at a Max frequency f_R, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 7. Read Data Bytes Sequence Diagram

7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 8. Read Data Bytes at Higher Speed Sequence Diagram

Fast Read (0BH) in QPI mode

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0H)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8/8.





Figure8a. Read Data Bytes at Higher Speed Sequence Diagram (QPI)

7.8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure 9. Dual Output Fast Read Sequence Diagram



7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

CS# 28 29 30 31 **SCLK** 24-bit address SI(IO0) 6BH SO(IO1) High-Z WP#(IO2) High-Z HOLD#(IO3) High-Z CS# 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK Dummy Clocks** SI(IO0) SO(IO1) WP#(IO2) HOLD#(IO3)_

Figure 10. Quad Output Fast Read Sequence Diagram

7.10. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure11. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.






Figure 11. Dual I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))





7.11. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure12a. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.

Figure 12. Quad I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))





Figure 12a. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))



Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI Mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

Quad I/O Fast Read (EBH) in QPI Mode

The Quad I/O Fast Read command is also supported in QPI mode. See Figure 12b. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0H)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read

Command (C0H) can

set the number of

dummy clocks

 IO_3

Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8/8. In QPI mode, the "Continuous Read Mode" bits M7-M0 are also considered as dummy clocks. "Continuous Read Mode" feature is also available in QPI mode for Quad I/O Fast Read command. "Wrap Around" feature is not available in QPI mode for Quad I/O Fast Read command. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0CH) command must be used.

Byte1 | Byte2 | Byte3

Figure 12b. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0) QPI)

7.12. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in followed Figure 13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 13. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure 13. Quad I/O Word Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure 13a. Quad I/O Word Fast Read Sequence Diagram (M5-4= (1, 0))



Quad I/O Word Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI Mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to E7H. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap"

Around" feature for the following E7H commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.13. Set Burst with Wrap (77H)


The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

W6,W5	W	l=0	W4=1 (default)		
	Wrap Around	Wrap Length	Wrap Around	Wrap Length	
0, 0	Yes	8-byte	No	N/A	
0, 1	Yes	16-byte	No	N/A	
1, 0	Yes	32-byte	No	N/A	
1, 1	Yes	64-byte	No	N/A	

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1. In QPI mode, the "Burst Read with Wrap (0CH)" command should be used to perform the Read Operation with "Wrap Around" feature. The Wrap Length set by W5-W6 in Standard SPI mode is still valid in QPI mode and can also be reconfigured by "Set Read Parameters (C0H) command.

Figure 14. Set Burst with Wrap Sequence Diagram



7.14. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. The command sequence is shown in Figure 15. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.





Figure 15. Page Program Sequence Diagram

Figure15a. Page Program Sequence Diagram (QPI)



7.15. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure 16. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tpp) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure16.Quad Page Program Sequence Diagram

7.16. Sector Erase (SE) (20H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 17. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.

Figure 17. Sector Erase Sequence Diagram





Figure 17a. Sector Erase Sequence Diagram (QPI)



7.17. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure 18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

Figure 18. 32KB Block Erase Sequence Diagram





Figure 18a. 32KB Block Erase Sequence Diagram (QPI)



7.18. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure 19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

Figure 19. 64KB Block Erase Sequence Diagram





Figure19a. 64KB Block Erase Sequence Diagram (QPI)



7.19. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure 20. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.

Figure 20. Chip Erase Sequence Diagram





Figure 20a. Chip Erase Sequence Diagram (QPI)



7.20. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from deep power down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in Figure 21. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 21. Deep Power-Down Sequence Diagram





Figure21a. Deep Power-Down Sequence Diagram (QPI)



7.21. Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 22. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 23. The Device ID value for the GD25LQ128D is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure23, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 22. Release Power-Down Sequence Diagram






Figure 23. Release Power-Down/Read Device ID Sequence Diagram





Figure23a. Release Power-Down/Read Device ID Sequence Diagram (QPI)



7.22. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 24. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





Figure 24. Read Manufacture ID/ Device ID Sequence Diagram







7.23. Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 25. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram

7.24. Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 26. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram

7.25. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 27. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.





Figure 27. Read Identification ID Sequence Diagram





7.26. Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H/31H/11H) and Erase/Program Security Registers command (44H, 42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H, 32H) are not allowed during Program suspend. The Write Status Register command (01H/31H/11H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation

The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 28.





Figure 28. Program/Erase Suspend Sequence Diagram





7.27. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 29.

Figure 29. Program/Erase Resume Sequence Diagram





Figure 29a. Program/Erase Resume Sequence Diagram (QPI)



7.28. Erase Security Registers (44H)


The GD25LQ128D provides three 1024-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure 30. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tsE) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Don't Care
Security Register #2	00H	0010	0 0	Don't Care
Security Register #3	00H	0011	0 0	Don't Care

Figure 30. Erase Security Registers command Sequence Diagram




7.29. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages of contents. It allows from 1 to 1024 bytes Security Registers data to be programmed. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tpp) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Byte Address
Security Register #2	00H	0010	0 0	Byte Address
Security Register #3	00H	0011	0 0	Byte Address

Figure31. Program Security Registers command Sequence Diagram



7.30. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Byte Address
Security Register #2	00H	0010	0 0	Byte Address
Security Register #3	00H	0011	0 0	Byte Address

CS#

O 1 2 3 4 5 6 7 8 9 10 28 29 30 31

SCLK

Command

48H

23/22/21

SO

High-Z

CS#

-
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

SCLK

Dummy Byte

SI

7 6 5 4 3 2 1 0 7 6 5

MSB

MSB

MSB


Figure 32. Read Security Registers command Sequence Diagram

7.31. Set Read Parameters (C0H)

In QPI mode the "Set Read Parameters (C0H)" command can be used to configure the number of dummy clocks for "Fast Read (0BH)", "Quad I/O Fast Read (EBH)" and "Burst Read with Wrap (0CH)" command, and to configure the number of bytes of "Wrap Length" for the "Burst Read with Wrap (0CH)" command. The "Wrap Length" is set by W5-6 bit in the "Set Burst with Wrap (77H)" command. This setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.

P5-P4	Dummy Clocks	Maximum Read Freq.	P1-P0	Wrap Length
0 0	4	80MHz	0 0	8-byte
0 1	6	108MHz	0 1	16-byte
1 0	8	120MHz	10	32-byte
11	8	120MHz	11	64-byte


Figure 33. Set Read Parameters command Sequence Diagram



7.32. Burst Read with Wrap (0CH)

The "Burst Read with Wrap (0CH)" command provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. This command is similar to the "Fast Read (0BH)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (C0H)" command.


Figure 34. Burst Read with Wrap command Sequence Diagram



7.33. Enable QPI (38H)

The device support both Standard/Dual/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. See the command Table 2a for all support QPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register-1 must be set to 1 first, and "Enable QPI (38H)" command must be issued. If the QE bit is 0, the "Enable QPI (38H)" command will be ignored and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.


Figure 35. Enable QPI mode command Sequence Diagram



7.34. Disable QPI (FFH)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.

Figure 36. Disable QPI mode command Sequence Diagram




7.35. Enable Reset (66H) and Reset (99H)


If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or QPI mode. The "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST}/t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.

CS# 3 5 3 5 6 0 2 4 6 0 2 4 **SCLK** Command Command SI 66H 99H High-Z SO

Figure 37. Enable Reset and Reset command Sequence Diagram





7.36. Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.

Figure 39. Read Serial Flash Discoverable Parameter command Sequence Diagram





Figure 39a. Read Serial Flash Discoverable Parameter command Sequence Diagram (QPI)



GD25LQ128D

Table3. Signature and Parameter Identification Data Values

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	00H	00H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never be	07H	31:24	FFH	FFH
	changed				
ID number (JEDEC)	00H: It indicates a JEDEC specified	08H	07:00	00H	00H
	header				
Parameter Table Minor Revision	Start from 0x00H	09H	15:08	00H	00H
Number					
Parameter Table Major Revision	Start from 0x01H	0AH	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	0BH	31:24	09H	09H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of JEDEC Flash	0CH	07:00	30H	30H
	Parameter table	0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be changed	0FH	31:24	FFH	FFH
ID Number LSB	It is indicates GigaDevice	10H	07:00	C8H	C8H
(GigaDevice Manufacturer ID)	manufacturer ID				
Parameter Table Minor Revision Number	Start from 0x00H	11H	15:08	00H	00H
Parameter Table Major Revision Number	Start from 0x01H	12H	23:16	01H	01H
Parameter Table Length	How many DWORDs in the	13H	31:24	03H	03H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of GigaDevice Flash	14H	07:00	60H	60H
	Parameter table	15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never be	17H	31:24	FFH	FFH
	changed				

GD25LQ128D

Table4. Parameter Table (0): JEDEC Flash Parameter Tables

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
	00: Reserved; 01: 4KB erase;				
Block/Sector Erase Size	10: Reserved;		01:00	01b	
	11: not support 4KB erase				
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction	0: Nonvolatile status bit				
Requested for Writing to Volatile	1: Volatile status bit		03	0b	
Status Registers	(BP status register bit)	30H			E5H
	0: Use 50H Opcode,	3011			Lori
Write Enable Opcode Select for	1: Use 06H Opcode,				
Writing to Volatile Status	Note: If target flash status register is		04	0b	
Registers	Nonvolatile, then bits 3 and 4 must				
	be set to 00b.				
Unused	Contains 111b and can never be		07:05	111b	
Olluseu	changed		07.03	1110	
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b	
Address Bytes Number used in	00: 3Byte only, 01: 3 or 4Byte,		18:17	00b	
addressing flash array	10: 4Byte only, 11: Reserved		10.17	OOD	
Double Transfer Rate (DTR)	0=Not support, 1=Support		19	0b	
clocking	0=Not support, 1=Support	32H	19	OD	F1H
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b	
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused			23	1b	
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34H	31:00	07FFFF	FFH
(1-4-4) Fast Read Number of Wait	0 0000b: Wait states (Dummy		04:00	004001-	
states	Clocks) not support	0011	04:00	00100b	4.41.1
(1-4-4) Fast Read Number of	000h Mada Dita nat august	38H	07.05	0406	44H
Mode Bits	000b:Mode Bits not support		07:05	010b	
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1-1-4) Fast Read Number of Wait	0 0000b: Wait states (Dummy		00:40	040001	
states	Clocks) not support	2411	20:16	01000b	0011
(1-1-4) Fast Read Number of	000h:Mada Pita nat aug nart	3AH	22.24	0006	08H
Mode Bits	000b:Mode Bits not support		23:21	000b	
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH
(1-1-2) Fast Read Number of Wait	0 0000b: Wait states (Dummy		04.00	04.000	
states	Clocks) not support	зсн	04:00	01000b	08H
(1-1-2) Fast Read Number	000b: Mode Bits not support		07:05 000b	000b	



1.8V Uniform Sector Gigaberice Dual and Quad Serial Flash

GD25LQ128D

ada oci idi i idoli					
	3DH	15:08	3BH	3ВН	
0 0000b: Wait states (Dummy		20.40	000405		
Clocks) not support	2511	20:16	000100	42H	
000h: Mode Rits not support	3⊑⊓	23.21	010h	420	
ooob. Wode Bits not support		25.21	0100		
	3FH	31:24	BBH	BBH	
0=not support 1=support		00	0b		
	40H	03:01	111b	FEH	
0=not support 1=support	4011	04	1b	1	
		07:05	111b		
	43H:41H	31:08	0xFFH	0xFFH	
	45H:44H	15:00	0xFFH	0xFFH	
0 0000b: Wait states (Dummy		20:16	00000h		
Clocks) not support	16H	20.10	doodob	- 00H	
000b: Mode Bits not support	4011	23:21	000b		
occi. Mode Bile Het cappert		20.21	0000		
	47H	31:24	FFH	FFH	
	49H:48H	15:00	0xFFH	0xFFH	
0 0000b: Wait states (Dummy		20:16	00100b		
Clocks) not support	4AH	20.10	001002	44H (1)	
000b: Mode Bits not support		23:21	010b	(1)	
	4BH	31:24	EBH	EBH	
Sector/block size=2^N bytes	4011	07.00	2011	2011	
0x00b: this sector type don't exist	4CH	07:00	0CH	0CH	
	4DH	15:08	20H	20H	
Sector/block size=2^N bytes	4511	22:16	OFH	OFH	
0x00b: this sector type don't exist	4⊑⊓ 	23.10	UFF	0FH	
	4FH	31:24	52H	52H	
Sector/block size=2^N bytes	50H	07:00	10∐	10H	
0x00b: this sector type don't exist	3011	07.00	1011	1011	
	51H	15:08	D8H	D8H	
Sector/block size=2^N bytes	52H	23:16	00H	00H	
0x00b: this sector type don't exist	0211	20.10	5511	UUFI	
	53H	31:24	FFH	FFH	
	Clocks) not support 000b: Mode Bits not support 0=not support 1=support 0=not support 1=support 0 0000b: Wait states (Dummy Clocks) not support 0 0000b: Mode Bits not support 0 0000b: Mode Bits not support 0 0000b: Mode Bits not support Sector/block size=2^N bytes 0x00b: this sector type don't exist Sector/block size=2^N bytes 0x00b: this sector type don't exist Sector/block size=2^N bytes 0x00b: this sector type don't exist Sector/block size=2^N bytes 0x00b: this sector type don't exist	0 0000b: Wait states (Dummy Clocks) not support 3EH 000b: Mode Bits not support 3FH 0=not support 1=support 40H 0=not support 1=support 43H:41H 0=not support 1=support 43H:41H 0 0000b: Wait states (Dummy Clocks) not support 46H 0 000b: Mode Bits not support 47H 0 0000b: Wait states (Dummy Clocks) not support 4AH 0 0000b: Mode Bits not support 4BH Sector/block size=2^N bytes 0x00b: this sector type don't exist 4CH Sector/block size=2^N bytes 0x00b: this sector type don't exist 4EH Sector/block size=2^N bytes 0x00b: this sector type don't exist 50H Sector/block size=2^N bytes 0x00b: this sector type don't exist 51H Sector/block size=2^N bytes 0x00b: this sector type don't exist 52H	20:16 20:16 20:16 20:16 20:16 20:00b; Mode Bits not support 20:16 20:00b; Mode Bits not support 3FH 31:24 0=not support 1=support 40H 04 07:05 43H:41H 31:08 45H:44H 15:00 0 0000b; Wait states (Dummy Clocks) not support 40H 20:16 40H 20:16 40h 20:16 40h 20:16 40h 4	0 0000b: Wait states (Dummy Clocks) not support 3EH 20:16 00010b 000b: Mode Bits not support 3FH 31:24 BBH 0=not support 1=support 00 0b 0=not support 00 0b 00 0=not support 00 00 00 0=not support 00 00 00 00 0=not support 45H:41H 31:08 0xFFH 00 00 0xFFH 0 0000b: Wait states (Dummy 20:16 00000b 0xFFH 0000b 0xFFH 00100b 0xFFH 0 000b: Mode Bits not support 4AH 31:24 EBH 00100b 0xFH 00100b 0	

GD25LQ128D

Table5. Parameter Table (1): GigaDevice Flash Parameter Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2.000V 2700H=2.700V 3600H=3.600V	61H:60H	15:00	2000H	2000H
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2350H=2.350V 2700H=2.700V	63H:62H	31:16	1650H	1650H
HW Reset# pin	0=not support 1=support		00	0b	
HW Hold# pin	0=not support 1=support		01	1b	1
Deep Power Down Mode	0=not support 1=support	1	02	1b	
SW Reset	0=not support 1=support		03	1b	
SW Reset Opcode	Should be issue Reset Enable(66H) before Reset cmd.	65H:64H	11:04	99H	F99EH
Program Suspend/Resume	0=not support 1=support		12	1b	1
Erase Suspend/Resume	0=not support 1=support	-	13	1b	
Unused		1	14	1b	
Wrap-Around Read mode	0=not support 1=support	1	15	1b	
Wrap-Around Read mode Opcode		66H	23:16	77H	77H
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H
Individual block lock	0=not support 1=support		00	0b	
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Opcode			09:02	FFH	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68H	10	0b	EBFCH
Secured OTP	0=not support 1=support		11	1b	
Read Lock	0=not support 1=support		12	0b	
Permanent Lock	0=not support 1=support	1	13	1b	1
Unused		1	15:14	11b	1
Unused		1	31:16	FFFFH	FFFFH

8. ELECTRICAL CHARACTERISTICS

8.1. POWER-ON TIMING

Figure 40. Power-on Timing




Table6. Power-Up Timing And Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
tVSL	VCC (min) To CS# Low	2.5		ms
VWI	Write Inhibit Voltage VCC (min)	1	1.5	V


8.2. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}$
Storage Temperature	-65 to 150	$^{\circ}$
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
VCC	-0.6 to 2.5	V

Figure 41. Input Test Waveform and Measurement Level




Vcc + 2.0V

GD25LQ128D

8.4. CAPACITANCE MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Тур.	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pause Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage	0.5VCC		V		

Figure 42. Input Test Waveform and Measurement Level





8.5. DC CHARACTERISTICS

(T= -40 $^{\circ}\text{C}$ ~85 $^{\circ}\text{C}$, VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		35	50	μA
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		1	8	μA
		V _{IN} =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		15	20	mA
		at 120MHz,		15	20	IIIA
laa.	Operating Current (Deed)	Q=Open(*1,*2,*4 I/O)				
Icc3	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC		13	18	mA
		at 80MHz,		13	10	IIIA
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC			20	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC			20	mA
Icc6	Operating Current (SE)	CS#=VCC			20	mA
I _{CC7}	Operating Current (BE)	CS#=VCC			20	mA
I _{CC8}	Operating Current (CE)	CS#=VCC			20	mA
VıL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	I _{OL} =100μA			0.2	V
Voн	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

- 1. Typical value tested at T = 25° C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



8.6. AC CHARACTERISTICS

(T= -40 $^{\circ}$ C ~85 $^{\circ}$ C, VCC=1.65~2.0V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
f _C	Serial Clock Frequency For: all command except for 03H	DC.		120	MHz
f _R	Serial Clock Frequency For: Read (03H)	DC.		80	MHz
tclh	Serial Clock High Time	3.5			ns
tcll	Serial Clock Low Time	3.5			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	5			ns
tchsh	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read/Write)	20			ns
tshqz	Output Disable Time			6	ns
tclqx	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
tchdx	Data In Hold Time	2			ns
thlch	Hold# Low Setup Time (Relative To Clock)	5			ns
tннсн	Hold# High Setup Time (Relative To Clock)	5			ns
tchhl	Hold# High Hold Time (Relative To Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative To Clock)	5			ns
thlqz	Hold# Low To High-Z Output			6	ns
thhqx	Hold# Low To Low-Z Output			6	ns
t _{CLQV}	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			20	μs
	CS# High To Next Command After Reset (Except From				
trst	Erase)			30	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			12	ms
t _{RES1}	CS# High To Standby Mode Without Electronic Signature			20	μs
TREST	Read			20	μο
t _{RES2}	CS# High To Standby Mode With Electronic Signature			20	μs
INE32	Read			20	μο
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
tw	Write Status Register Cycle Time		5	30	ms
t _{PP}	Page Programming Time		0.5	2.4	ms
tse	Sector Erase Time		70	400	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.16	0.8	s
t _{BE2}	Block Erase Time (64K Bytes)		0.3	1.2	S

		2E		^	4 2	0	
U	U	25	L	W.	12	.O	U

tce	Chip Erase Time (GD25LQ128D)	50	120	S
_				1

- 1. Typical value tested at T = 25° C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

Figure 43. Serial Input Timing




Figure 44. Output Timing




Figure 45. Resume to Suspend Timing Diagram






Figure 46. Hold Timing



9. ORDERING INFORMATION



^{*}This datasheet applies to temperature range I: Industrial (-40°C to +85°C) and F: Industrial+ (-40°C to +85°C) only. Please contact GigaDevice sales for extended temperature ranges and automotive grade products.

9.1. Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)


Product Number	Density	Package Type			
GD25LQ128DSIG	120Mbit	CODe 200mil			
GD25LQ128DSIS	128Mbit	SOP8 208mil			
GD25LQ128DVIG	120Mbit	VSOP8 208mil			
GD25LQ128DVIS	128Mbit	V30P6 206Hill			
GD25LQ128DWIG	120Mbit	M/SONO (SyEmm)			
GD25LQ128DWIS	128Mbit	WSON8 (6x5mm)			
GD25LQ128DYIG	4.00Mb;t	WSON8 (8x6mm)			
GD25LQ128DYIS	128Mbit				


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type			
GD25LQ128DSFG	120Mbit	COD9 200mil			
GD25LQ128DSFS	128Mbit	SOP8 208mil			
GD25LQ128DVFG	128Mbit	VSOP8 208mil			
GD25LQ128DVFS	120MDIL	V30P8 208IIII			
GD25LQ128DWFG	128Mbit	MICONIO (CVE mam)			
GD25LQ128DWFS	120MDIL	WSON8 (6x5mm)			
GD25LQ128DYFG	1.20Mb;t	WSON8 (8x6mm)			
GD25LQ128DYFS	128Mbit				


10. PACKAGE INFORMATION

10.1. Package SOP8 208MIL












Dimensions


Syı	mbol	Α	A1	A2	b	С	D	Е	E1	е	L	L1	θ
U	Init												
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18		0.50		0°
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	-	1.31	-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°

- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.











Dimensions

Syı	mbol	Α.	A4	42	h		0	_	E4			1.4	0
U	Jnit	Α	A1	A2	b	С	D	E	E1	е	_	L1	θ
	Min	-	0.05	0.75	0.35	0.09	5.18	7.70	5.18		0.50		0°
mm	Nom	-	0.10	0.80	0.42	0.15	5.28	7.90	5.28	1.27	-	1.31	-
	Max	1.00	0.15	0.85	0.50	0.20	5.38	8.10	5.38		0.80		10°

- 1. Both the package length and width include the mold flash.
- 2. Seating plane: Max. 0.1mm.


10.3. Package WSON8 (6*5mm)





Top View

Side View




Bottom View


Dimensions

Sy	mbol	۸	A1		b	D	D2	Е	E2		
L	Jnit	Α	Ai	С	b		DZ		LZ	е	-
	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90		0.50
mm	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00	1.27	0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity \leq 0.08mm. Package edge tolerance \leq 0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.


10.4. Package WSON8 (8*6mm)





Top View

Side View



Bottom View

Dimensions

	mbol Jnit	Α	A 1	С	b	D	D2	E	E2	е	L
	Min	0.70	0.00	0.180	0.35	7.90	3.30	5.90	4.20		0.45
mm	Nom	0.75	0.02	0.203	0.40	8.00	3.40	6.00	4.30	1.27	0.50
	Max	0.80	0.05	0.250	0.45	8.10	3.50	6.10	4.40		0.55

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity \leq 0.08mm. Package edge tolerance \leq 0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.



11. REVISION HISTORY

Version No	Description	Page	Date		
1.0	Initial Released	All	2017-3-10		
	Modified Input Pause Voltage from "0.2VCC to 0.8VCC" to	P58			
	"0.1VCC to 0.8VCC"				
	Modified Input Timing Reference Voltage from "0.3VCC to	P58			
1.1	0.7VCC" to "0.2VCC to 0.7VCC"		2017-11-29		
1.1	Deleted tRST_R and tRST_P	P60	2017-11-29		
	Added tRST, of which the max. value is 30us	P60			
	Added Icc8, of which the max value is 20mA	P59			
	Modified the description of the WSON8 packages	P66-67			
	Modify VWI max value from 1.4V to 1.5V	P57			
1.2	Modify Icc2 max value from 5uA to 8uA	P59	2017-12-25		
1.2	Add "F: Industrial+" to the 7 th code of the ordering information	P62, 63	2017-12-23		
	Update the description of the SOP8 and VSOP8 packages	P64, 65			
1.3	Add "J", "E", "3", "2" and "A" to the 7th code of the ordering	P62, 63	2018-1-2		
1.3	information		2010-1-2		
	Modify tVSL min value from 5ms to 2.5ms	P60			
	Add tRS, of which the min value is 100us	P63			
	Modify tPP typ. value from 0.7ms to 0.5ms	P63			
1.4	Modify tSE from 90-500ms to 70-400ms	P63	2018-6-12		
	Modify tBE1 typ. value from 0.3s to 0.16s	P63			
	Modify tBE2 typ. value from 0.5s to 0.3s	P63			
	Modify tCE from 100-200s to 50-120s	P64			

Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.