

GigaDevice Semiconductor Inc.

GD32F207xx
ARM® Cortex®-M3 32-bit MCU

Datasheet

Table of Contents

List of Figures	3
List of Tables	4
1 Introduction	5
2 Device overview	6
2.1 Device information	6
2.2 Block diagram	8
2.3 Pinouts and pin assignment	9
2.4 Memory map	13
2.5 Clock tree	14
2.6 Pin definitions	15
3 Functional description	26
3.1 ARM® Cortex®-M3 core	26
3.2 On-chip memory	26
3.3 Clock, reset and supply management	27
3.4 Boot modes	27
3.5 Power saving modes	28
3.6 Analog to digital converter (ADC)	28
3.7 Digital to analog converter (DAC)	29
3.8 DMA	29
3.9 General-purpose inputs/outputs (GPIOs)	29
3.10 Timers and PWM generation	30
3.11 Real time clock (RTC) and backup registers	31
3.12 Inter-integrated circuit (I2C)	31
3.13 Serial peripheral interface (SPI)	32
3.14 Universal synchronous/asynchronous receiver transmitter (USART/UART)	32
3.15 Inter-IC sound (I2S)	32
3.16 Universal serial bus on-the-go full-speed (USB OTG FS)	33
3.17 Controller area network (CAN)	33
3.18 Ethernet MAC interface	33
3.19 External memory controller (EXMC)	34
3.20 Secure digital input and output card interface (SDIO)	34
3.21 TFT LCD display interface (TLDI)	34
3.22 Digital camera interface (DCI)	35
3.23 Cryptographic acceleration Unit (CAU)	35
3.24 Hash acceleration unit (HAU)	35
3.25 Random number generator (RNG)	36
3.26 Debug mode	36
3.27 Package and operation temperature	36
4 Electrical characteristics	37

4.1	Absolute maximum ratings	37
4.2	Recommended DC characteristics.....	37
4.3	Power consumption	38
4.4	EMC characteristics.....	39
4.5	Power supply supervisor characteristics	39
4.6	Electrical sensitivity.....	40
4.7	External clock characteristics.....	40
4.8	Internal clock characteristics	41
4.9	PLL characteristics	42
4.10	Memory characteristics	42
4.11	GPIO characteristics.....	42
4.12	ADC characteristics	43
4.13	DAC characteristics	43
4.14	I2C characteristics	43
4.15	SPI characteristics	44
5	Package information	45
5.1	LQFP package outline dimensions.....	45
6	Ordering information	47
7	Revision history.....	48

List of Figures

Figure 1. GD32F207xx block diagram	8
Figure 2. GD32F207Ix LQFP176 pinouts.....	9
Figure 3. GD32F207Zx LQFP144 pinouts	10
Figure 4. GD32F207Vx LQFP100 pinouts	11
Figure 5. GD32F207Rx LQFP64 pinouts	12
Figure 6. GD32F207xx memory map	13
Figure 7. GD32F207xx clock tree.....	14
Figure 8. LQFP package outline.....	45

List of Tables

Table 1. GD32F207xx devices features and peripheral list.....	6
Table 2. GD32F207xx pin definitions	15
Table 3. Absolute maximum ratings	37
Table 4. DC operating conditions	37
Table 5. Power consumption characteristics	38
Table 6. EMS characteristics	39
Table 7. EMI characteristics	39
Table 8. Power supply supervisor characteristics.....	39
Table 9. ESD characteristics.....	40
Table 10. Static latch-up characteristics.....	40
Table 11. High speed external clock (HSE) generated from a crystal/ceramic characteristics	40
Table 12. Low speed external clock (LSE) generated from a crystal/ceramic characteristics	41
Table 13. High speed internal clock (HSI) characteristics	41
Table 14. Low speed internal clock (LSI) characteristics	41
Table 15. PLL characteristics	42
Table 16. Flash memory characteristics	42
Table 17. I/O port characteristics.....	42
Table 18. ADC characteristics.....	43
Table 19. DAC characteristics	43
Table 20. I2C characteristics	43
Table 21. SPI characteristics.....	44
Table 22. LQFP package dimensions	46
Table 23. Part ordering code for GD32F207xx devices	47
Table 24. Revision history.....	48

1 Introduction

The GD32F207xx device belongs to the performance line of GD32 MCU Family. It is a new 32-bit general-purpose microcontroller based on the ARM® Cortex®-M3 RISC core with best cost-performance ratio in terms of processing capacity, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F207xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 120 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 3072 KB on-chip Flash memory and 256 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer up to three 12-bit 2M SPS ADCs, two 12-bit DACs, up to ten general-purpose 16-bit timers, two 16-bit basic timers plus two 16-bit PWM advanced-control timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, four USARTs and four UARTs, two I2Ss, two CANs, a SDIO, an USB device/host/OTG FS and an Ethernet MAC. Additional peripherals as TFT-LCD Interface (TLDI), EXMC interface with SDRAM extension support, Digital camera interface (DCI), Cryptographic acceleration unit (CAU), Hash acceleration unit (HAU), Random number generator (RNG) are included.

The device operates from a 2.6 to 3.6V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization of power consumption, an especially important consideration in low power applications.

The above features make GD32F207xx devices suitable for a wide range of interconnection and advanced applications, especially in areas such as industrial control, consumer and handheld equipment, embedded modules, human machine interface, security and alarm systems, POS and electronic payment, automotive navigation and so on.



2 Device overview

2.1 Device information

Table 1. GD32F207xx devices features and peripheral list


Part Number		GD32F207xx							
		RC	RE	RG	RK	VC	VE	VG	VK
Flash	Code Area (KB)	256	512	384	384	256	512	384	384
	Data Area (KB)	0	0	640	2688	0	0	640	2688
	Total (KB)	256	512	1024	3072	256	512	1024	3072
SRAM (KB)		128	128	256	256	128	128	256	256
Timers	GPTM	10	10	10	10	10	10	10	10
	Advanced TM	2	2	2	2	2	2	2	2
	SysTick	1	1	1	1	1	1	1	1
	Basic TM	2	2	2	2	2	2	2	2
	Watchdog	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1
Connectivity	USART+UART	4+2	4+2	4+2	4+2	4+4	4+4	4+4	4+4
	I2C	3	3	3	3	3	3	3	3
	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2
	SDIO	1	1	1	1	1	1	1	1
	CAN 2.0B	2	2	2	2	2	2	2	2
	USB OTG FS	1	1	1	1	1	1	1	1
	Ethernet MAC	1	1	1	1	1	1	1	1
	TFT-LCD	0	0	0	0	1	1	1	1
	Digital Camera	1	1	1	1	1	1	1	1
Crypto/Hash		1	1	1	1	1	1	1	1
GPIO		51	51	51	51	82	82	82	82
EXMC/SDRAM		0/0	0/0	0/0	0/0	1/0	1/0	1/0	1/0
ADC Unit (CHs)		3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)	3(16)
DAC		2	2	2	2	2	2	2	2
Package		LQFP64				LQFP100			

Table 1. GD32F207xx devices features and peripheral list (continued)

Part Number		GD32F207xx					
		ZC	ZE	ZG	ZK	IE	IG
Flash	Code Area (KB)	256	512	384	384	512	384
	Data Area (KB)	0	0	640	2688	0	640
	Total (KB)	256	512	1024	3072	512	1024
SRAM (KB)		128	128	256	256	128	256
Timers	GPTM	10	10	10	10	10	10
	Advanced TM	2	2	2	2	2	2
	SysTick	1	1	1	1	1	1
	Basic TM	2	2	2	2	2	2
	Watchdog	2	2	2	2	2	2
	RTC	1	1	1	1	1	1
Connectivity	USART+UART	4+4	4+4	4+4	4+4	4+4	4+4
	I2C	3	3	3	3	3	3
	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2
	SDIO	1	1	1	1	1	1
	CAN 2.0B	2	2	2	2	2	2
	USB OTG FS	1	1	1	1	1	1
	Ethernet MAC	1	1	1	1	1	1
	TFT-LCD	1	1	1	1	1	1
	Digital Camera	1	1	1	1	1	1
Crypto/Hash		1	1	1	1	1	1
GPIO		114	114	114	114	140	140
EXMC/SDRAM		1/1	1/1	1/1	1/1	1/1	1/1
ADC Unit (CHs)		3(24)	3(24)	3(24)	3(24)	3(24)	3(24)
DAC		2	2	2	2	2	2
Package		LQFP144				LQFP176	

2.2 Block diagram

Figure 1. GD32F207xx block diagram



2.3 Pinouts and pin assignment

Figure 2. GD32F207Ix LQFP176 pinouts



Figure 3. GD32F207Zx LQFP144 pinouts



Figure 4. GD32F207Vx LQFP100 pinouts






Figure 5. GD32F207Rx LQFP64 pinouts




2.4 Memory map

Figure 6. GD32F207xx memory map



2.5 Clock tree

Figure 7. GD32F207xx clock tree



Legend:

- HSE = High speed external clock
- HSI = High speed internal clock
- LSE = Low speed external clock
- LSI = Low speed internal clock

2.6 Pin definitions

Table 2. GD32F207xx pin definitions

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
PE2	1	1	1	-	I/O	5VT	Default: PE2 Alternate: TRACECK, EXMC_A23 Remap: ETH_MII_TXD3
PE3	2	2	2	-	I/O	5VT	Default: PE3 Alternate: TRACED0, EXMC_A19
PE4	3	3	3	-	I/O	5VT	Default: PE4 Alternate:TRACED1, EXMC_A20 Remap: DCMI_D4, LCD_B0
PE5	4	4	4	-	I/O	5VT	Default: PE5 Alternate:TRACED2, EXMC_A21 Remap: TM9_CH1, DCMI_D6, LCD_G0
PE6	5	5	5	-	I/O	5VT	Default: PE6 Alternate:TRACED3, EXMC_A22 Remap: TM9_CH2, DCMI_D7, LCD_G1
V _{BAT}	6	6	6	1	P		Default: V _{BAT}
PI8	7	-	-	-	I/O		Default: PI8
PC13-TAMPER-RTC	8	7	7	2	I/O	5VT	Default: PC13 Alternate: TAMPER, RTC
PC14-OSC32_IN	9	8	8	3	I/O		Default: PC14 Alternate: OSC32_IN
PC15-OSC32_OUT	10	9	9	4	I/O		Default: PC15 Alternate: OSC32_OUT
PI9	11	-	-	-	I/O	5VT	Default: PI9 Alternate: EXMC_D30 Remap: LCD_VSYNC, CAN1_RX
PI10	12	-	-	-	I/O	5VT	Default: PI10 Alternate: EXMC_D31 Remap: LCD_HSYNC, ETH_MII_RX_ER
PI11	13	-	-	-	I/O	5VT	Default: PI11
V _{SS}	14	-	-	-	P		Default: V _{SS}
V _{DD}	15	-	-	-	P		Default: V _{DD}
PF0	16	10	-	-	I/O	5VT	Default: PF0 Alternate: EXMC_A0 Remap: I2C2_SDA
PF1	17	11	-	-	I/O	5VT	Default: PF1 Alternate: EXMC_A1 Remap: I2C2_SCL

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
PF2	18	12	-	-	I/O	5VT	Default: PF2 Alternate: EXMC_A2 Remap: I2C2_SMBA
PF3	19	13	-	-	I/O	5VT	Default: PF3 Alternate: EXMC_A3 Remap: ADC3_IN9
PF4	20	14	-	-	I/O	5VT	Default: PF4 Alternate: EXMC_A4 Remap: ADC3_IN14
PF5	21	15	-	-	I/O	5VT	Default: PF5 Alternate: EXMC_A5 Remap: ADC3_IN15
V _{SS_5}	22	16	10	-	P		Default: V _{SS_5}
V _{DD_5}	23	17	11	-	P		Default: V _{DD_5}
PF6	24	18	-	-	I/O		Default: PF6 Alternate: ADC3_IN4, EXMC_NIORD Remap: TM10_CH1, UART7_RX
PF7	25	19	-	-	I/O		Default: PF7 Alternate: ADC3_IN5, EXMC_NREG Remap: TM11_CH1, UART7_TX
PF8	26	20	-	-	I/O		Default: PF8 Alternate: ADC3_IN6, EXMC_NIOWR Remap: TM13_CH1
PF9	27	21	-	-	I/O		Default: PF9 Alternate: ADC3_IN7, EXMC_CD Remap: TM14_CH1
PF10	28	22	-	-	I/O		Default: PF10 Alternate: ADC3_IN8, EXMC_INTR Remap: DCMI_D11, LCD_DE
PH0-OSC_IN	29	23	12	5	I		Default: OSC_IN Remap: PD0, PH0
PH1-OSC_OUT	30	24	13	6	O		Default: OSC_OUT Remap: PD1, PH1
NRST	31	25	14	7	I/O		Default: NRST
PC0	32	26	15	8	I/O		Default: PC0 Alternate: ADC_IN10 Remap: EXMC_SDNWE
PC1	33	27	16	9	I/O		Default: PC1 Alternate: ADC_IN11, ETH_MII_MDC, ETH_RMII_MDC
PC2	34	28	17	10	I/O		Default: PC2 Alternate: ADC_IN12, ETH_MII_TXD2 Remap: EXMC_SDNE0, SPI2_MISO
PC3	35	29	18	11	I/O		Default: PC3

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
							Alternate: ADC_IN13, ETH_MII_TX_CLK Remap: EXMC_SDCKE0, SPI2_MOSI, I2S2_SD
V _{SSA}	36	30	19	12	P		Default: V _{SSA}
V _{REF-}	37	31	20	-	P		Default: V _{REF-}
V _{REF+}	38	32	21	-	P		Default: V _{REF+}
V _{DDA}	39	33	22	13	P		Default: V _{DDA}
PA0-WKUP	40	34	23	14	I/O		Default: PA0 Alternate: WKUP, USART2_CTS, ADC_IN0, TM2_CH1_ETR, TM5_CH1, TM8_ETR, ETH_MII_CRS_WKUP Remap: UART4_RX
PA1	41	35	24	15	I/O		Default: PA1 Alternate: USART2_RTS, ADC_IN1, TM2_CH2, TM5_CH2,ETH_MII_RX_CLK, ETH_RMII_REF_CLK Remap: UART4_RX
PA2	42	36	25	16	I/O		Default: PA2 Alternate: USART2_TX, ADC_IN2, TM2_CH3, TM5_CH3, TM9_CH1,ETH_MII_MDIO, ETH_RMII_MDIO, SPI1_IO3
PH2	43	-	-	-	I/O	5VT	Default: PH2 Alternate: EXMC_SDCKE0 Remap: LCD_R0, ETH_MII_CRS_WKUP
PH3	44	-	-	-	I/O	5VT	Default: PH3 Alternate: EXMC_SDNE0 Remap: LCD_R1, ETH_MII_COL
PH4	45	-	-	-	I/O	5VT	Default: PH4 Remap: I2C2_SCL, LCD_R0
PH5	46	-	-	-	I/O	5VT	Default: PH5 Alternate: EXMC_SDNWE Remap: I2C2_SDA
PA3	47	37	26	17	I/O		Default: PA3 Alternate: USART2_RX, ADC_IN3, TM2_CH4, TM5_CH4, TM9_CH2, ETH_MII_COL, SPI1_IO4 Remap: LCD_B5
V _{SS_4}	48	38	27	18	P		Default: V _{SS_4}
V _{DD_4}	49	39	28	19	P		Default: V _{DD_4}
PA4	50	40	29	20	I/O		Default: PA4 Alternate: SPI1_NSS, USART2_CK, DAC_OUT1, ADC12_IN4, DCMI_HSYNC Remap: SPI3_NSS, I2S3_WS, LCD_VSYNC
PA5	51	41	30	21	I/O		Default: PA5 Alternate: SPI1_SCK, ADC12_IN5, DAC_OUT2 Remap: TM2_CH1_ETR, TM8_CH1N
PA6	52	42	31	22	I/O		Default: PA6 Alternate: SPI1_MISO, ADC12_IN6, TM3_CH1, TM8_BKIN,

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
							TM13_CH1, DCMI_PIXCLK Remap: TM1_BKIN, LCD_G2
PA7	53	43	32	23	I/O		Default: PA7 Alternate: SPI1_MOSI, ADC12_IN7, TM3_CH2, TM8_CH1N, TM14_CH1, ETH_MII_RX_DV, ETH_RMII_CRS_DV Remap: TM1_CH1N
PC4	54	44	33	24	I/O		Default: PC4 Alternate: ADC12_IN14, ETH_MII_RXD0, ETH_RMII_RXD0
PC5	55	45	34	25	I/O		Default: PC5 Alternate: ADC12_IN15, ETH_MII_RXD1, ETH_RMII_RXD1
PB0	56	46	35	26	I/O		Default: PB0 Alternate: ADC12_IN8, TM3_CH3, TM8_CH2N, ETH_MII_RXD2 Remap: TM1_CH2N, LCD_R3
PB1	57	47	36	27	I/O		Default: PB1 Alternate: ADC12_IN9, TM3_CH4, TM8_CH3N, ETH_MII_RXD3 Remap: TM1_CH3N, LCD_R6
PB2	58	48	37	28	I/O	5VT	Default: PB2, BOOT1
PF11	59	49	-	-	I/O	5VT	Default: PF11 Alternate: EXMC_NIOS16, DCMI_D12, EXMC_SDNRAS
PF12	60	50	-	-	I/O	5VT	Default: PF12 Alternate: EXMC_A6
V _{SS_6}	61	51	-	-	P		Default: V _{SS_6}
V _{DD_6}	62	52	-	-	P		Default: V _{DD_6}
PF13	63	53	-	-	I/O	5VT	Default: PF13 Alternate: EXMC_A7
PF14	64	54	-	-	I/O	5VT	Default: PF14 Alternate: EXMC_A8
PF15	65	55	-	-	I/O	5VT	Default: PF15 Alternate: EXMC_A9
PG0	66	56	-	-	I/O	5VT	Default: PG0 Alternate: EXMC_A10
PG1	67	57	-	-	I/O	5VT	Default: PG1 Alternate: EXMC_A11
PE7	68	58	38	-	I/O	5VT	Default: PE7 Alternate: EXMC_D4, UART7_RX Remap: TM1_ETR
PE8	69	59	39	-	I/O	5VT	Default: PE8 Alternate: EXMC_D5, UART7_TX Remap: TM1_CH1N
PE9	70	60	40	-	I/O	5VT	Default: PE9 Alternate: EXMC_D6 Remap: TM1_CH1
V _{SS_7}	71	61	-	-	P		Default: V _{SS_7}

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
V _{DD_7}	72	62	-	-	P		Default: V _{DD_7}
PE10	73	63	41	-	I/O	5VT	Default: PE10 Alternate: EXMC_D7 Remap: TM1_CH2N
PE11	74	64	42	-	I/O	5VT	Default: PE11 Alternate: EXMC_D8 Remap: TM1_CH2, LCD_G3
PE12	75	65	43	-	I/O	5VT	Default: PE12 Alternate: EXMC_D9 Remap: TM1_CH3N, LCD_B4
PE13	76	66	44	-	I/O	5VT	Default: PE13 Alternate: EXMC_D10 Remap: TM1_CH3, LCD_DE
PE14	77	67	45	-	I/O	5VT	Default: PE14 Alternate: EXMC_D11 Remap: TM1_CH4, LCD_CLK
PE15	78	68	46	-	I/O	5VT	Default: PE15 Alternate: EXMC_D12 Remap: TM1_BKIN, LCD_R7
PB10	79	69	47	29	I/O	5VT	Default: PB10 Alternate: I2C2_SCL, USART3_TX, ETH_MII_RX_ER Remap: TM2_CH3, LCD_G4, SPI2_SCK, I2S2_CK
PB11	80	70	48	30	I/O	5VT	Default: PB11 Alternate: I2C2_SDA, USART3_RX, ETH_MII_TX_EN, ETH_RMII_TX_EN Remap: TM2_CH4, LCD_G5
V _{SS_1}	81	71	49	31	P		Default: V _{SS_1}
V _{DD_1}	82	72	50	32	P		Default: V _{DD_1}
PH6	83	-	-	-	I/O	5VT	Default: PH6 Alternate: EXMC_SDNE1 Remap: I2C2_SMBA, TM12_CH1, ETH_MII_RXD2, DCMI_D8
PH7	84	-	-	-	I/O	5VT	Default: PH7 Alternate: EXMC_SDCKE1 Remap: I2C3_SCL, ETH_MII_RXD3, DCMI_D9
PH8	85	-	-	-	I/O	5VT	Default: PH8 Alternate: EXMC_D16 Remap: LCD_R2, I2C3_SDA, DCMI_HSYNC
PH9	86	-	-	-	I/O	5VT	Default: PH9 Alternate: EXMC_D17 Remap: LCD_R3, I2C3_SMBA, TM12_CH2, DCMI_D0
PH10	87	-	-	-	I/O	5VT	Default: PH10 Alternate: EXMC_D18 Remap: LCD_R4, TM5_CH1, DCMI_D1

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
PH11	88	-	-	-	I/O	5VT	Default: PH11 Alternate: EXMC_D19 Remap: LCD_R5, TM5_CH2, DCMI_D2
PH12	89	-	-	-	I/O	5VT	Default: PH12 Alternate: EXMC_D20 Remap: LCD_R6, TM5_CH3, DCMI_D3
Vss	90	-	-	-	P		Default: Vss
V _{DD}	91	-	-	-	P		Default: V _{DD}
PB12	92	73	51	33	I/O	5VT	Default: PB12 Alternate: SPI2_NSS, I2C2_SMBA, USART3_CK, TM1_BKIN, I2S2_WS, CAN2_RX, ETH_MII_TXD0, ETH_RMII_TXD0
PB13	93	74	52	34	I/O	5VT	Default: PB13 Alternate: SPI2_SCK, USART3_CTS, TM1_CH1N, I2S2_CK, CAN2_TX, ETH_MII_TXD1, ETH_RMII_TXD1
PB14	94	75	53	35	I/O	5VT	Default: PB14 Alternate: SPI2_MISO, USART3_RTS, TM1_CH2N, TM12_CH1
PB15	95	76	54	36	I/O	5VT	Default: PB15 Alternate: SPI2_MOSI, TM1_CH3N, I2S2_SD, TM12_CH2
PD8	96	77	55	-	I/O	5VT	Default: PD8 Alternate: EXMC_D13 Remap: USART3_TX, ETH_MII_RX_DV, ETH_RMII_CRS_DV
PD9	97	78	56	-	I/O	5VT	Default: PD9 Alternate: EXMC_D14 Remap: USART3_RX, ETH_MII_RXD0, ETH_RMII_RXD0
PD10	98	79	57	-	I/O	5VT	Default: PD10 Alternate: EXMC_D15 Remap: USART3_CK, ETH_MII_RXD1, ETH_RMII_RXD1, LCD_B3
PD11	99	80	58	-	I/O	5VT	Default: PD11 Alternate: EXMC_A16 Remap: USART3_CTS, ETH_MII_RXD2
PD12	100	81	59	-	I/O	5VT	Default: PD12 Alternate: EXMC_A17 Remap: TM4_CH1, USART3_RTS
PD13	101	82	60	-	I/O	5VT	Default: PD13 Alternate: EXMC_A18 Remap: TM4_CH2
V _{SS_8}	102	83	-	-	P		Default: V _{SS_8}
V _{DD_8}	103	84	-	-	P		Default: V _{DD_8}
PD14	104	85	61	-	I/O	5VT	Default: PD14 Alternate: EXMC_D0 Remap: TM4_CH3
PD15	105	86	62	-	I/O	5VT	Default: PD15 Alternate: EXMC_D1

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
							Remap: TM4_CH4
PG2	106	87	-	-	I/O	5VT	Default: PG2 Alternate: EXMC_A12
PG3	107	88	-	-	I/O	5VT	Default: PG3 Alternate: EXMC_A13
PG4	108	89	-	-	I/O	5VT	Default: PG4 Alternate: EXMC_A14, EXMC_BA0
PG5	109	90	-	-	I/O	5VT	Default: PG5 Alternate: EXMC_A15, EXMC_BA1
PG6	110	91	-	-	I/O	5VT	Default: PG6 Alternate: EXMC_INT2 Remap: DCMI_D12, LCD_R7
PG7	111	92	-	-	I/O	5VT	Default: PG7 Alternate: EXMC_INT3, DCMI_D13 Remap: USART6_CK, LCD_CLK
PG8	112	93	-	-	I/O	5VT	Default: PG8 Alternate: EXMC_SDCLK, USART6 RTS Remap: ETH_PPS_OUT
V _{SS_9}	113	94	-	-	P		Default: V _{SS_9}
V _{DD_9}	114	95	-	-	P		Default: V _{DD_9}
PC6	115	96	63	37	I/O	5VT	Default: PC6 Alternate: I2S2_MCK; TM8_CH1, SDIO_D6, USART6_TX Remap: TM3_CH1, DCMI_D0, LCD_HSYNC
PC7	116	97	64	38	I/O	5VT	Default: PC7 Alternate: I2S3_MCK; TM8_CH2, SDIO_D7, USART6_RX Remap: TM3_CH2, DCMI_D1, LCD_G6
PC8	117	98	65	39	I/O	5VT	Default: PC8 Alternate: TM8_CH3, SDIO_D0, DCMI_D2, USART6_CK Remap: TM3_CH3
PC9	118	99	66	40	I/O	5VT	Default: PC9 Alternate: TM8_CH4, SDIO_D1, DCMI_D3, MCO2 Remap: TM3_CH4, I2C3_SDA
PA8	119	100	67	41	I/O	5VT	Default: PA8 Alternate: USART1_CK, TM1_CH1, MCO, VCORE, OTG_FS_SOF Remap: LCD_R6, I2C3_SCL
PA9	120	101	68	42	I/O	5VT	Default: PA9 Alternate: USART1_TX, TM1_CH2, OTG_FS_VBUS, DCMI_D0 Remap: I2C3_SMBAI
PA10	121	102	69	43	I/O	5VT	Default: PA10 Alternate: USART1_RX, TM1_CH3, OTG_FS_ID, DCMI_D1
PA11	122	103	70	44	I/O	5VT	Default: PA11 Alternate: USART1_CTS, CANRX, OTG_FS_DM, USBDM, TM1_CH4 Remap: LCD_R4

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
PA12	123	104	71	45	I/O	5VT	Default: PA12 Alternate: USART1_RTS, OTG_FS_DP, CAN1_TX, TM1_ETR, USBDP Remap: LCD_R5
PA13	124	105	72	46	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	125	106	73	-			-
V _{SS_2}	126	107	74	47	P		Default: V _{SS_2}
V _{DD_2}	127	108	75	48	P		Default: V _{DD_2}
PH13	128	-	-	-	I/O	5VT	Default: PH13 Alternate: EXMC_D21 Remap: LCD_G2, TM8_CH1N, CAN1_TX
PH14	129	-	-	-	I/O	5VT	Default: PH14 Alternate: EXMC_D22 Remap: LCD_G3, TM8_CH2N, DCMI_D4
PH15	130	-	-	-	I/O	5VT	Default: PH15 Alternate: EXMC_D23 Remap: LCD_G4, TM8_CH3N, DCMI_D11
PI0	131		-	-	I/O	5VT	Default: PI0 Alternate: EXMC_D24 Remap: LCD_G5, TM5_CH4, SPI2_NSS, I2S2_WS, DCMI_D13
PI1	132	-	-	-	I/O	5VT	Default: PI1 Alternate: EXMC_D25 Remap: LCD_G6, SPI2_SCK, I2S2_CK, DCMI_D8
PI2	133	-	-	-	I/O	5VT	Default: PI2 Alternate: EXMC_D26 Remap: LCD_G7, TM8_CH4, SPI2_MISO, DCMI_D9
PI3	134	-	-	-	I/O	5VT	Default: PI3 Alternate: EXMC_D27 Remap: TM8_ETR, SPI2_MOSI, I2S2_SD, LCD_R1, DCMI_D10
V _{SS}	135	-	-	-	P		Default: V _{SS}
V _{DD}	136	-	-	-	P		Default: V _{DD}
PA14	137	109	76	49	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	138	110	77	50	I/O	5VT	Default: JTDI Alternate: SPI3_NSS, I2S3_WS Remap: TM2_CH1_ETR, PA15, SPI1_NSS
PC10	139	111	78	51	I/O	5VT	Default: PC10 Alternate: UART4_TX, SDIO_D2, DCMI_D8 Remap: USART3_TX, SPI3_SCK, I2S3_CK, LCD_R2
PC11	140	112	79	52	I/O	5VT	Default: PC11 Alternate: UART4_RX, SDIO_D3, DCMI_D4 Remap: USART3_RX, SPI3_MISO

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
PC12	141	113	80	53	I/O	5VT	Default: PC12 Alternate: UART5_TX, SDIO_CK, DCMI_D9 Remap: USART3_CK, SPI3_MOSI, I2S3_SD
PD0	142	114	81	5	I/O	5VT	Default: PD0 Alternate: EXMC_D2 Remap: CAN1_RX, OSC_IN
PD1	143	115	82	6	I/O	5VT	Default: PD1 Alternate: EXMC_D3 Remap: CAN1_TX, OSC_OUT
PD2	144	116	83	54	I/O	5VT	Default: PD2 Alternate: TM3_ETR, UART5_RX, SDIO_CMD, DCMI_D11
PD3	145	117	84	-	I/O	5VT	Default: PD3 Alternate: EXMC_CLK Remap: USART2_CTS, DCMI_D5, LCD_G7, SPI2_SCK, I2S2_CK
PD4	146	118	85	-	I/O	5VT	Default: PD4 Alternate: EXMC_NOE Remap: USART2_RTS
PD5	147	119	86	-	I/O	5VT	Default: PD5 Alternate: EXMC_NWE Remap: USART2_TX
V _{SS_10}	148	120	-	-	P		Default: V _{SS_10}
V _{DD_10}	149	121	-	-	P		Default: V _{DD_10}
PD6	150	122	87	-	I/O	5VT	Default: PD6 Alternate: EXMC_NWAIT Remap: USART2_RX, DCMI_D10, LCD_B2, SPI3_MOSI, I2S3_SD
PD7	151	123	88	-	I/O	5VT	Default: PD7 Alternate: EXMC_NE1, EXMC_NCE2 Remap: USART2_CK
PG9	152	124	-	-	I/O	5VT	Default: PG9 Alternate: EXMC_NE2, EXMC_NCE3 Remap: DCMI_VSYNC, USART6_RX
PG10	153	125	-	-	I/O	5VT	Default: PG10 Alternate: EXMC_NCE4_1, EXMC_NE3 Remap: DCMI_D2, LCD_G3, LCD_B2
PG11	154	126	-	-	I/O	5VT	Default: PG11 Alternate: EXMC_NCE4_2 Remap: DCMI_D3, LCD_B3, ETH_MII_TX_EN, ETH_RMII_TX_EN
PG12	155	127	-	-	I/O	5VT	Default: PG12 Alternate: EXMC_NE4 Remap: USART6_RTS, LCD_B4, LCD_B1
PG13	156	128	-	-	I/O	5VT	Default: PG13 Alternate: EXMC_A24 Remap: USART6_CTS, ETH_MII_TXD0, ETH_RMII_TXD0

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
PG14	157	129	-	-	I/O	5VT	Default: PG14 Alternate: EXMC_A25 Remap: USART6_TX, ETH_MII_TXD1, ETH_RMII_TXD1
V _{SS_11}	158	130	-	-	P		Default: V _{SS_10}
V _{DD_11}	159	131	-	-	P		Default: V _{DD_10}
PG15	160	132	-	-	I/O	5VT	Default: PG15 Alternate: EXMC_SDNCAS, USART6_CTS Remap: DCMI_D13
PB3	161	133	89	55	I/O	5VT	Default: JTDO Alternate: SPI3_SCK, I2S3_CK Remap: PB3, TRACESWO, TM2_CH2, SPI1_SCK
PB4	162	134	90	56	I/O	5VT	Default: NJTRST Alternate: SPI3_MISO Remap: TM3_CH1, PB4, SPI1_MISO
PB5	163	135	91	57	I/O		Default: PB5 Alternate: I2C1_SMBA, SPI3_MOSI, I2S3_SD, ETH_MII_PPS, ETH_RMII_PPS_OUT, DCMI_D10 Remap: TM3_CH2, SPI1_MOSI, CAN2_RX, EXMC_SDCKE1
PB6	164	136	92	58	I/O	5VT	Default: PB6 Alternate: I2C1_SCL, TM4_CH1, DCMI_D5 Remap: USART1_TX, CAN2_TX, EXMC_SDNE1, SPI1_IO3
PB7	165	137	93	59	I/O	5VT	Default: PB7 Alternate: I2C1_SDA, TM4_CH2, EXMC_NADV, DCMI_VSYNC Remap: USART1_RX, SPI1_IO4
BOOT0	166	138	94	60	I		Default: BOOT0
PB8	167	139	95	61	I/O	5VT	Default: PB8 Alternate: TM4_CH3, TM10_CH1, ETH_MII_TXD3, SDIO_D4, DCMI_D6 Remap: I2C1_SCL, CAN1_RX, LCD_B6
PB9	168	140	96	62	I/O	5VT	Default: PB9 Alternate: TM4_CH4, TM11_CH1, SDIO_D5, DCMI_D7 Remap: I2C1_SDA, CAN1_TX, LCD_B7, SPI2 NSS, I2S2_WS
PE0	169	141	97	-	I/O	5VT	Default: PE0 Alternate: TM4_ETR, EXMC_NBL0, UART8_RX Remap: DCMI_D2
PE1	170	142	98	-	I/O	5VT	Default: PE1 Alternate: EXMC_NBL1, UART8_TX Remap: DCMI_D3
V _{SS_3}	171	143	99	63	P		Default: V _{SS_3}
V _{DD_3}	172	144	100	64	P		Default: V _{DD_3}
PI4	173	-	-	-	I/O	5VT	Default: PI4 Alternate: EXMC_NBL2

Pin Name	Pins				Pin Type ⁽¹⁾	I/O ⁽²⁾ Level	Functions description
	LQFP176	LQFP144	LQFP100	LQFP64			
							Remap: LCD_B4, TM8_BKIN, DCMI_D5
PI5	174	-	-	-	I/O	5VT	Default: PI5 Alternate: EXMC_NBL3 Remap: LCD_B5, TM8_CH1, DCMI_VSYNC
PI6	175	-	-	-	I/O	5VT	Default: PI6 Alternate: EXMC_D28 Remap: LCD_B6, TM8_CH2, DCMI_D6
PI7	176	-	-	-	I/O	5VT	Default: PI7 Alternate: EXMC_D29 Remap: LCD_B7, TM8_CH3, DCMI_D7

Notes:

1. Type: I = input, O = output, P = power.
2. I/O Level: 5VT = 5 V tolerant.

3 Functional description

3.1 ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex®-M3 processor core
- Up to 120 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Memory Protection Unit (MPU)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

3.2 On-chip memory

- Up to 3072 Kbytes of Flash memory, including code Flash and data Flash
- Up to 256 Kbytes of SRAM

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 3072 Kbytes of inner Flash at most, which includes code Flash and data Flash is available for storing programs and data, and accessed (R/W) at CPU clock speed with zero wait states. Up to 256 Kbytes of inner SRAM is composed of SRAM1, SRAM2, and SRAM3 that can be accessed at same time. The Figure of GD32F207xx memory map shows the memory map of the GD32F207xx series of devices, including Flash, SRAM, peripheral, and other pre-defined regions.

3.3 Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See Figure 9 for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS} , respectively.
- V_{BAT} range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART1, USART2, CAN2, USB OTG FS in device mode. It also can be used to transfer and update the Flash memory code, the data and the vector table sections. In default condition, boot from bank 1 of Flash memory is selected. It also supports to boot from bank 2 of Flash memory by setting a bit in option bytes.

3.5 Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are Sleep mode, Deep-sleep mode, and Standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

- **Sleep mode**

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

- **Deep-sleep mode**

In Deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (HSI, HSE) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the Deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the Deep-sleep mode, the HSI is selected as the system clock.

- **Standby mode**

In Standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of HSI, HSE and PLL are disabled. The contents of SRAM and registers (except Backup Registers) are lost. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm, the IWDG reset, and the rising edge on WKUP pin.

3.6 Analog to digital converter (ADC)

- 12-bit SAR ADC engine with up to 2M SPS conversion rate
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Conversion range: V_{SSA} to V_{DDA} (2.6 to 3.6 V)
- Temperature sensor

Up to three 12-bit 2M SPS multi-channel ADC are integrated in the device. It is a total of up to 16 multiplexed external channels with 2 internal channels for temperature sensor and voltage reference measurement. The conversion range is between $2.6 \text{ V} < V_{DDA} < 3.6 \text{ V}$. An on-chip 16-bit hardware oversample scheme improves performances while off-loading the related computational burden from the MCU. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced usages.

The ADC can be triggered from the events generated by the general-purpose timers (TM_x) and the advanced-control timers (TM1 and TM8) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally

connected to the ADC_IN16 input channel which is used to convert the sensor output voltage into a digital value.

3.7 Digital to analog converter (DAC)

- 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is V_{REF+} .

3.8 DMA

- 14 channels DMA controller and each channel are configurable (7 for DMA1 and 7 for DMA2)
- Peripherals supported: Timers, ADC, SPIs, I²Cs, USARTs, DAC, I²S, SDIO, DCMI, CAU and HAU

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9 General-purpose inputs/outputs (GPIOs)

- Up to 140 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 140 general purpose I/O pins (GPIO) in GD32F207xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15, PG0 ~ PG15, PH0 ~ PH15 and PI0 ~ PI11 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO

pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

3.10 Timers and PWM generation

- Two 16-bit advanced-control timer (TM1 & TM8), ten 16-bit general-purpose timers (TM2 ~ TM5, TM9 ~ TM14), and two 16-bit basic timer (TM6 & TM7)
- Up to 4 independent channels of PWM, output compare or input capture for each general-purpose timer (GPTM) and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (Independent watchdog and window watchdog)

The advanced-control timer (TM1 & TM8) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center-aligned counting modes) and single pulse mode output. If configured as a general-purpose 16-bit timer, it has the same functions as the TMx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM), known TM2 ~ TM5, TM9 ~ TM14 as can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. The GPTM is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TM2 ~ TM5 and TM9/TM12 also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TM6 & TM7, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F207xx have two watchdog peripherals, Independent watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The independent watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in stop and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11 Real time clock (RTC) and backup registers

- 32-bit up-counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wake-up event
- 84 bytes backup registers for data protection

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz from external crystal oscillator.

The Backup registers are located in the Backup domain that remains powered-on by V_{BAT} even if V_{DD} power is shut down, they are forty two 16-bit (84 bytes) registers for data protection of user application data, and the wake-up action from standby mode or system reset are not affect these registers.

In addition, the backup registers can be used to implement the tamper detection, RTC calibration function and waveform detection.

3.12 Inter-integrated circuit (I2C)

- Up to three I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides two data transfer rates: 100 kHz of standard mode or 400 kHz of the fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13 Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad wire configuration available in master mode

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

3.14 Universal synchronous/asynchronous receiver transmitter (USART/UART)

- Up to four USARTs and four UARTs with operating frequency up to 7.5 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART1, USART2, USART3, USART6) and UART (UART4, UART5, UART7, UART8) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART/UART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART/UART transmitter and receiver. The USART/UART also supports DMA function for high speed data communication.

3.15 Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz, multiplexed with SPI2 and SPI3
- Support either master or slave mode Audio
- Sampling frequencies from 8 kHz up to 192 kHz are supported.

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F207xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI2 and SPI3. The audio sampling frequencies from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.

3.16 Universal serial bus on-the-go full-speed (USB OTG FS)

- One USB device/host/OTG full-speed Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus with 4 bidirectional endpoints. The device controller enables 12 Mbit/s data exchange with integrated transceivers in device/host/OTG mode. Full-speed peripheral is compliant with the USB 2.0 specification. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

3.17 Controller area network (CAN)

- Two CAN2.0B interface with communication frequency up to 1 Mbit/s
- Internal main PLL for USB CLK compliantly

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three message deep for reception. It also provides 14 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18 Ethernet MAC interface

- IEEE 802.3 compliant media access controller (MAC) for Ethernet LAN
- 10/100 Mbit/s rates with dedicated DMA controller and SRAM
- Support hardware precision time protocol (PTP) with conformity to IEEE 1588

The Ethernet media access controller (MAC) conforms to IEEE 802.3 specifications and fully supports IEEE 1588 standards. The embedded MAC provides the interface to the required external network physical interface (PHY) for LAN bus connection via an internal media independent interface (MII) or a reduced media independent interface (RMII). The number of MII signals provided up to 17 with 25 MHz output and RMII up to 9 with 50 MHz output. The function of 32-bit CRC checking is also available.

3.19 External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and CF card, SDRAM with up to 32-bit data bus
- Provide ECC calculating hardware module for NAND Flash memory block
- Two SDRAM banks with independent configuration, up to 13-bits Row Address, 11-bits Column Address, 2-bits internal banks address
- SDRAM Memory size: 4x16Mx32bit(256 MB), 4x16Mx16bit (128 MB), 4x16Mx8bit (64 MB)

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and CF card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

The EXMC of GD32F207xx in LQFP144 package above also supports synchronous dynamic random access memory (SDRAM). It translates AHB transactions into the appropriate SDRAM protocol, and meanwhile, makes sure the access time requirements of the external SDRAM devices are satisfied.

3.20 Secure digital input and output card interface (SDIO)

- Support SD2.0/SDIO2.0/MMC4.2 host interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0 and multi-media card system specification version 4.2 with DMA supported. In addition, this interface is also compliant with CE-ATA digital protocol rev1.1.

3.21 TFT LCD display interface (TLDI)

- 24-bit RGB Parallel Pixel Output; 8 bits-per-pixel (RGB888)
- Supports up to SVGA (800x600) resolution

The TFT LCD display interface provides a parallel digital RGB (Red, Green, Blue) and signals for horizontal, vertical synchronization, Pixel Clock and Data Enable as output to interface directly to a variety of LCD (Liquid Crystal Display) and TFT (Thin Film Transistor) panels.

3.22 Digital camera interface (DCI)

- Digital video/picture capture
- 8/10/12/14 data width supported
- High transfer efficiency with DMA interface
- Video/picture crop supported
- Various pixel formats supported including JPEG/YCrCb/RG
- Hard/embedded synchronous signals supported

DCI is an 8-bit to 14-bit parallel interface that able to capture video or picture from a camera via Digital Camera Interface. It supports 8/10/12/14 bits data width through DMA operation and sustain up to 27 MB/s at 27 MHz or 48 MB/s at 48 MHz.

3.23 Cryptographic acceleration Unit (CAU)

- Supports DES, 3DES or AES algorithm
- DES/3DES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode
- 3DES supports 64bits-key, 128bits-key or 192bits-key
- AES supports 128bits-key, 192bits-key or 256 bits-key
- AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode or Counter mode (CTR) mode
- Support DMA mode for input data flow

The Cryptographic Acceleration Unit supports acceleration of DES, 3DES or AES (128, 192, or 256) algorithms. The DES/3DES supports Electronic codebook (ECB) or Cipher block chaining (CBC) mode. The AES supports Electronic codebook (ECB), Cipher block chaining (CBC) mode or Counter mode (CTR) mode.

3.24 Hash acceleration unit (HAU)

- Supports SHA-1, SHA-224 and SHA-256 algorithms, compliant with FIPS PUB 180-2 (Federal Information Processing Standards Publication 180-2)
- Supports MD5 compliant with IETF RFC 1321 (Internet Engineering Task Force Request For Comments number 1321)
- Supports HMAC (keyed-hash message authentication code) algorithm
- Automatic swapping to comply with the big-endian or little-endian for MD5, SHA-1, SHA-224 and SHA-256 algorithms
- Automatic padding to fit module 512
- Support DMA mode for input data flow

The HAU supports acceleration of SHA-1, SHA-224, SHA-256, MD5 algorithm and the HMAC (keyed-hash message authentication code) algorithm, which calling the SHA-1, SHA-224, SHA-256 or MD5 hash function to calculate key, message, digest three times.

3.25 Random number generator (RNG)

- About 40 period PLL clock consumed between two consecutive random numbers
- Disable RNG module will reduce the chip power consumption
- 32-bit random value seed is generated from analog noise

The random number generator (RNG) module can generate a 32-bit value using continuous analog noise.

3.26 Debug mode

- Serial wire JTAG debug port (SWJ-DP)

The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.27 Package and operation temperature

- LQFP176 (GD32F207Ix), LQFP144 (GD32F207Zx), LQFP100 (GD32F207Vx),
LQFP64 (GD32F207Rx)
- Operation temperature range: -40°C to +85°C (industrial level)

4 Electrical characteristics

4.1 Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
V _{DD}	External voltage range	V _{SS} - 0.3	V _{SS} + 3.6	V
V _{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.6	V
V _{BAT}	External battery supply voltage	V _{ss} - 0.3	V _{ss} + 3.6	V
V _{IN}	Input voltage on 5V tolerant pin	V _{ss} - 0.3	V _{DD} + 4.0	V
	Input voltage on other I/O	V _{ss} - 0.3	4.0	V
I _{IO}	Maximum current for GPIO pins	—	25	mA
I _{INJ}	Injected current on 5V tolerant pin	—	±5	mA
	Injected current on other I/O	—	±5	mA
Σ I _{INJ}	Injected current on all I/O	—	±25	mA
T _A	Operating temperature range	-40	+85	°C
T _{STG}	Storage temperature range	-55	+150	°C
T _J	Maximum junction temperature	—	125	°C

4.2 Recommended DC characteristics

Table 4. DC operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DD}	Supply voltage	—	2.6	3.3	3.6	V
V _{DDA}	Analog supply voltage	Same as V _{DD}	2.6	3.3	3.6	V
V _{BAT}	Battery supply voltage	—	1.8	—	3.6	V

4.3 Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 5. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I _{DD}	Supply current (Run mode)	V _{DD} =V _{DDA} =3.3V, HSE=25MHz, System clock=120 MHz, All peripherals enabled	—	130.15	—	mA
		V _{DD} =V _{DDA} =3.3V, HSE=25MHz, System clock =120 MHz, All peripherals disabled	—	56.43	—	mA
		V _{DD} =V _{DDA} =3.3V, HSE=25MHz, System clock=108 MHz, All peripherals enabled	—	117.45	—	mA
		V _{DD} =V _{DDA} =3.3V, HSE=25MHz, System clock =108 MHz, All peripherals disabled	—	51.07	—	mA
		V _{DD} =V _{DDA} =3.3V, HSE=25MHz, System clock =72MHz, All peripherals enabled	—	79.03	—	mA
		V _{DD} =V _{DDA} =3.3V, HSE=25MHz, System Clock =72 MHz, All peripherals disabled	—	35.05	—	mA
	Supply current (Sleep mode)	V _{DD} =V _{DDA} =3.3V, HSE=8MHz, CPU clock off, System clock=120 MHz, All peripherals enabled	—	93.05	—	mA
		V _{DD} =V _{DDA} =3.3V, HSE=8MHz, CPU clock off, System clock=120 MHz, All peripherals disabled	—	12.54	—	mA
	Supply current (Deep-Sleep mode)	V _{DD} =V _{DDA} =3.3V, Regulator in Run mode, LSI on, RTC on, All GPIOs analog mode	—	1.21	—	mA
		V _{DD} =V _{DDA} =3.3V, Regulator in Low Power mode, LSI on, RTC on, All GPIOs analog mode	—	1.18	—	mA
I _{BAT}	Battery supply current	V _{BAT} =3.6V, LSE on, RTC on, LSE High driving	—	2.77	—	μA
		V _{BAT} =3.3V, LSE on, RTC on, LSE High driving	—	2.48	—	μA
		V _{BAT} =2.6V, LSE on, RTC on, LSE High driving	—	1.86	—	μA
		V _{BAT} =3.6V, LSE on, RTC on,LSE Mid High driving	—	1.11	—	μA
		V _{BAT} =3.3V, LSE on, RTC on,LSE Mid High driving	—	1.04	—	μA
		V _{BAT} =2.6V, LSE on, RTC on,LSE Mid High driving	—	0.93	—	μA
		V _{BAT} =3.6V, LSE on, RTC on, LSE Mid Low driving	—	0.84	—	μA
		V _{BAT} =3.3V, LSE on, RTC on, LSE Mid Low driving	—	0.77	—	μA
		V _{BAT} =2.6V, LSE on, RTC on, LSE Mid Low driving	—	0.63	—	μA

4.4 EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the following table, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 6. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V_{ESD}	Voltage applied to all device pins to induce a functional disturbance	$VDD = 3.3\text{ V}$, $TA = +25\text{ }^{\circ}\text{C}$ conforms to IEC 61000-4-2	3B
V_{FTB}	Fast transient voltage burst applied to induce a functional disturbance through 100 pF on V_{DD} and V_{SS} pins	$VDD = 3.3\text{ V}$, $TA = +25\text{ }^{\circ}\text{C}$ conforms to IEC 61000-4-4	4A

EMI (Electromagnetic Interference) emission testing result is given in the following table, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 7. EMI characteristics

Symbol	Parameter	Conditions	Tested frequency band	Conditions			Unit
				56M	72M	120M	
S_{EMI}	Peak level	$VDD = 3.3\text{ V}$, $TA = +25\text{ }^{\circ}\text{C}$, compliant with IEC 61967-2	0.1 to 2 MHz	<0	<0	<0	dB μ V
			2 to 30 MHz	-3.7	-2.8	-1.8	
			30 to 130 MHz	-6.5	-8	-5.3	
			130 MHz to 1GHz	-7	-7	-5	

4.5 Power supply supervisor characteristics

Table 8. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{POR}	Power on reset threshold		2.32	2.40	2.48	V
V_{PDR}	power down reset threshold		2.27	2.35	2.43	V
V_{HYST}	PDR hysteresis		—	0.05	—	V
$T_{RSTTEMP}$	Reset temporization		—	2	—	s

4.6 Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 9. ESD characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A=25\text{ }^\circ\text{C}$; JESD22-A114	—	—	5000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A=25\text{ }^\circ\text{C}$; JESD22-C101	—	—	500	V

Table 10. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
LU	I-test	$T_A=25\text{ }^\circ\text{C}$; JESD78	—	—	± 100	mA
	$V_{\text{supply over voltage}}$		—	—	5.4	V

4.7 External clock characteristics

Table 11. High speed external clock (HSE) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE}	High Speed External oscillator (HSE) frequency	$V_{DD}=3.3V$	3	8	32	MHz
C_{HSE}	Recommended load capacitance on OSC_IN and OSC_OUT	—	—	20	30	pF
R_{FHSE}	Recommended external feedback resistor between XTALIN and XTALOUT	—	—	1	—	MΩ
D_{HSE}	HSE oscillator duty cycle	—	48	50	52	%
I_{DDHSE}	HSE oscillator operating current	$V_{DD}=3.3V, T_A=25^\circ\text{C}$	—	—	1.2	μA
t_{SUHSE}	HSE oscillator startup time	$V_{DD}=3.3V, T_A=25^\circ\text{C}$	—	2	—	ms

Table 12. Low speed external clock (LSE) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSE}	Low Speed External oscillator (LSE) frequency	$V_{DD}=V_{BAT}=3.3V$	—	32.768	1000	KHz
C_{LSE}	Recommended load capacitance on OSC32_IN and OSC32_OUT	—	8	10	15	pF
R_{FLSE}	Recommended external feedback resistor between XTAL32IN and XTAL32OUT	—	—	5	—	MΩ
D_{LSE}	LSE oscillator duty cycle	—	48	50	52	%
I_{DDLSE}	LSE oscillator operating current	$V_{DD}=V_{BAT}=3.3V$	—	10	—	μA
t_{SULSE}	LSE oscillator startup time	$V_{DD}=V_{BAT}=3.3V$	—	3	—	s

4.8 Internal clock characteristics

Table 13. High speed internal clock (HSI) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI}	High Speed Internal Oscillator (HSI) frequency	$V_{DD}=3.3V$	—	8	—	MHz
ACC_{HSI}	HSI oscillator Frequency accuracy, Factory-trimmed	$V_{DD}=3.3V, T_A=-40^{\circ}C \sim +105^{\circ}C$	-2.5	—	+1.5	%
		$V_{DD}=3.3V, T_A=0^{\circ}C \sim +85^{\circ}C$	-1.2	—	+1.2	%
		$V_{DD}=3.3V, T_A=25^{\circ}C$	-1	—	+1	%
D_{HSI}	HSI oscillator duty cycle	$V_{DD}=3.3V, f_{HSI}=8MHz$	48	50	52	%
I_{DDHSI}	HSI oscillator operating current	$V_{DD}=3.3V, f_{HSI}=8MHz$	—	80	100	μA
t_{SUHSI}	HSI oscillator startup time	$V_{DD}=3.3V, f_{HSI}=8MHz$	1	—	2	us

Table 14. Low speed internal clock (LSI) characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSI}	Low Speed Internal oscillator (LSI) frequency	$V_{DD}=V_{BAT}=3.3V, T_A=-40^{\circ}C \sim +85^{\circ}C$	30	40	60	KHz
I_{DDLSI}	LSI oscillator operating current	$V_{DD}=V_{BAT}=3.3V, T_A=25^{\circ}C$	—	1	2	μA
t_{SULSI}	LSI oscillator startup time	$V_{DD}=V_{BAT}=3.3V, T_A=25^{\circ}C$	—	—	80	μs

4.9 PLL characteristics

Table 15. PLL characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{PLLIN}	PLL input clock frequency		1	8	25	MHz
f _{PLL}	PLL output clock frequency		16	—	120	MHz
t _{LOCK}	PLL lock time		—		100	μs

4.10 Memory characteristics

Table 16. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PE _{CYC}	Number of guaranteed program /erase cycles before failure (Endurance)	T _A =-40°C ~ +85°C	100	—	—	kcycles
t _{RET}	Data retention time	T _A =125°C	20	—	—	years
t _{PROG}	Word programming time	T _A =-40°C ~ +85°C	200	—	400	us
t _{ERASE}	Page erase time	T _A =-40°C ~ +85°C	60	100	450	ms
t _{MERASE}	Mass erase time	T _A =-40°C ~ +85°C	3.2	—	9.6	s

4.11 GPIO characteristics

Table 17. I/O port characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL}	Standard IO Low level input voltage	V _{DD} =2.6V	-0.3	—	0.95	V
	5V-tolerant IO Low level input voltage	V _{DD} =2.6V	-0.3	—	0.9	V
V _{IH}	Standard IO High level input voltage	V _{DD} =2.6V	1.2	—	4.0	V
	5V-tolerant IO High level input voltage	V _{DD} =2.6V	1.5	—	5.5	V
V _{OL}	Low level output voltage	V _{DD} =2.6V	—	—	0.2	V
V _{OH}	High level output voltage	V _{DD} =2.6V	2.3	—	—	V
R _{PU}	Internal pull-up resistor	V _{IN} =V _{SS}	30	40	50	kΩ
R _{PD}	Internal pull-down resistor	V _{IN} =V _{DD}	30	40	50	kΩ

4.12 ADC characteristics

Table 18. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Operating voltage		2.6	3.3	3.6	V
V_{ADCIN}	ADC input voltage range		0	—	V_{REF+}	V
f_{ADC}	ADC clock		0.6	—	28	MHz
f_s	Sampling rate	12-bit	—	—	2	MHz
R_{ADC}	Input sampling switch resistance		—	—	0.45	kΩ
C_{ADC}	Input sampling capacitance	No pin/pad capacitance included	—	6.4	—	pF
t_{SU}	Startup time		—	—	1	μs

4.13 DAC characteristics

Table 19. DAC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Operating voltage		2.6	3.3	3.6	V
V_{DACIN}	DAC input voltage range		0	—	V_{REF+}	V
R_{LOAD}	Load resistance	Resistive load vs. V_{SSA} with buffer ON	5	—	—	kΩ
C_{LOAD}	Load capacitance	No pin/pad capacitance included	—	—	50	pF
DNE	Differential non-linearity error	DAC in 12-bit	—	—	±3	LSB
INL	Integral non-linearity	DAC in 12-bit	—	—	±4	LSB
Offset	Offset error	DAC in 12-bit, $V_{REF+} = 3.6$ V	—	—	±12	LSB
GE	Gain error	DAC in 12-bit	—	—	±0.5	%

4.14 I2C characteristics

Table 20. I2C characteristics

Symbol	Parameter	Conditions	Standard mode		Fast mode		Unit
			Min	Max	Min	Max	
f_{SCL}	SCL clock frequency		0	100	0	400	KHz
$t_{SCL(H)}$	SCL clock high time		4.0	—	0.6	—	ns
$t_{SCL(L)}$	SCL clock low time		4.7	—	1.3	—	ns

4.15 SPI characteristics

Table 21. SPI characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK}	SCK clock frequency		—	—	30	MHz
$t_{SCK(H)}$	SCK clock high time		19	—	—	ns
$t_{SCK(L)}$	SCK clock low time		19	—	—	ns
SPI master mode						
$t_V(MO)$	Data output valid time		—	—	25	ns
$t_H(MO)$	Data output hold time		2	—	—	ns
$t_{SU(MI)}$	Data input setup time		5	—	—	ns
$t_H(MI)$	Data input hold time		5	—	—	ns
SPI slave mode						
$t_{SU(NSS)}$	NSS enable setup time	$f_{PCLK}=54MHz$	74	—	—	ns
$t_H(NSS)$	NSS enable hold time	$f_{PCLK}=54MHz$	37	—	—	ns
$t_A(SO)$	Data output access time	$f_{PCLK}=54MHz$	0	—	55	ns
$t_{DIS(SO)}$	Data output disable time		3	—	10	ns
$t_V(SO)$	Data output valid time		—	—	25	ns
$t_H(SO)$	Data output hold time		15	—	—	ns
$t_{SU(SI)}$	Data input setup time		5	—	—	ns
$t_H(SI)$	Data input hold time		4	—	—	ns

5 Package information

5.1 LQFP package outline dimensions

Figure 8. LQFP package outline




Table 22. LQFP package dimensions

Symbol	LQFP64			LQFP100			LQFP144			LQFP176		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	1.60	-	-	1.60			1.60
A1	0.05	-	0.15	0.05	-	0.15	0.05	-	0.15	0.05	-	0.15
A2	1.35	1.40	1.45	1.35	1.40	1.45	1.35	1.40	1.45	1.35	1.40	1.45
D	-	12.00	-	-	16.00	-	-	22.00	-	-	26.00	-
D1	-	10.00	-	-	14.00	-	-	20.00	-	-	24.00	-
E	-	12.00	-	-	16.00	-	-	22.00	-	-	26.00	-
E1	-	10.00	-	-	14.00	-	-	20.00	-	-	24.00	-
R1	0.08	-	-	0.08	-	-	0.08	-	-	0.08	-	-
R2	0.08	-	0.20	0.08	-	0.20	0.08	-	0.20	0.08	-	0.20
θ	0°	3.5°	7°	0°	3.5°	7°	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-	0°	-	-	0°	-	-
θ2	11°	12°	13°	11°	12°	13°	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°	11°	12°	13°	11°	12°	13°
c	0.09	-	0.20	0.09	-	0.20	0.09	-	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75	0.45	0.60	0.75	0.45	0.60	0.75
L1	-	1.00	-	-	1.00	-	-	1.00	-	-	1.00	-
S	0.20	-	-	0.20	-	-	0.20	-	-	0.20	-	-
b	0.17	0.20	0.27	0.17	0.20	0.27	0.17	0.20	0.27	0.17	0.20	0.27
e	-	0.50	-	-	0.50	-	-	0.50	-	-	0.50	-
D2	-	7.50	-	-	12.00	-	-	17.50	-	-	21.50	-
E2	-	7.50	-	-	12.00	-	-	17.50	-	-	21.50	-
aaa	0.20			0.20			0.20			0.20		
bbb	0.20			0.20			0.20			0.20		
ccc	0.08			0.08			0.08			0.08		

(Original dimensions are in millimeters)

6 Ordering information

Table 23. Part ordering code for GD32F207xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F207RCT6	256	LQFP64	Green	Industrial -40°C to +85°C
GD32F207RET6	512	LQFP64	Green	Industrial -40°C to +85°C
GD32F207RGT6	1024	LQFP64	Green	Industrial -40°C to +85°C
GD32F207RKT6	3072	LQFP64	Green	Industrial -40°C to +85°C
GD32F207VCT6	256	LQFP100	Green	Industrial -40°C to +85°C
GD32F207VET6	512	LQFP100	Green	Industrial -40°C to +85°C
GD32F207VGT6	1024	LQFP100	Green	Industrial -40°C to +85°C
GD32F207VKT6	3072	LQFP100	Green	Industrial -40°C to +85°C
GD32F207ZCT6	256	LQFP144	Green	Industrial -40°C to +85°C
GD32F207ZET6	512	LQFP144	Green	Industrial -40°C to +85°C
GD32F207ZGT6	1024	LQFP144	Green	Industrial -40°C to +85°C
GD32F207ZKT6	3072	LQFP144	Green	Industrial -40°C to +85°C
GD32F207IET6	512	LQFP176	Green	Industrial -40°C to +85°C
GD32F207IGT6	1024	LQFP176	Green	Industrial -40°C to +85°C
GD32F207IKT6	3072	LQFP176	Green	Industrial -40°C to +85°C

7 Revision history

Table 24. Revision history

Revision No.	Description	Date
1.0	Initial Release	Jul. 10, 2015